From: xudong.chen@mediatek.com (Xudong Chen)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 2/3] ARM: mediatek: Add I2C node for mt8135 and mt8127
Date: Tue, 4 Nov 2014 13:29:36 +0800 [thread overview]
Message-ID: <1415078977-18374-3-git-send-email-xudong.chen@mediatek.com> (raw)
In-Reply-To: <1415078977-18374-1-git-send-email-xudong.chen@mediatek.com>
Add I2C node to mt8135.dtsi and mt8127.dtsi
Signed-off-by: Xudong Chen <xudong.chen@mediatek.com>
---
arch/arm/boot/dts/mt8127.dtsi | 27 +++++++++++++
arch/arm/boot/dts/mt8135.dtsi | 90 +++++++++++++++++++++++++++++++++++++++++++
2 files changed, 117 insertions(+)
diff --git a/arch/arm/boot/dts/mt8127.dtsi b/arch/arm/boot/dts/mt8127.dtsi
index 25c9f69..60d7685e 100644
--- a/arch/arm/boot/dts/mt8127.dtsi
+++ b/arch/arm/boot/dts/mt8127.dtsi
@@ -89,5 +89,32 @@
<0 0x10214000 0 0x2000>,
<0 0x10216000 0 0x2000>;
};
+
+ i2c0: i2c at 11007000 {
+ compatible = "mediatek,mt8127-i2c",
+ "mediatek,mt6577-i2c";
+ reg = <0 0x11007000 0 0x70>,
+ <0 0x11000200 0 0x80>;
+ interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
+ mediatek,have-dcm;
+ };
+
+ i2c1: i2c at 11008000 {
+ compatible = "mediatek,mt8127-i2c",
+ "mediatek,mt6577-i2c";
+ reg = <0 0x11008000 0 0x70>,
+ <0 0x11000280 0 0x80>;
+ interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_LOW>;
+ mediatek,have-dcm;
+ };
+
+ i2c2: i2c at 11009000 {
+ compatible = "mediatek,mt8127-i2c",
+ "mediatek,mt6577-i2c";
+ reg = <0 0x11009000 0 0x70>,
+ <0 0x11000300 0 0x80>;
+ interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_LOW>;
+ mediatek,have-dcm;
+ };
};
};
diff --git a/arch/arm/boot/dts/mt8135.dtsi b/arch/arm/boot/dts/mt8135.dtsi
index 221ce09..cb32350 100644
--- a/arch/arm/boot/dts/mt8135.dtsi
+++ b/arch/arm/boot/dts/mt8135.dtsi
@@ -119,7 +119,97 @@
<0 0x1020C000 0 0x1000>;
gpio-controller;
#gpio-cells = <2>;
+
+ i2c0_pins_a: i2c0 at 0 {
+ mediatek,pins = <MT8135_PIN_100_SDA0__FUNC_SDA0 &pcfg_pull_none>,
+ <MT8135_PIN_101_SCL0__FUNC_SCL0 &pcfg_pull_none>;
+ };
+
+ i2c1_pins_a: i2c1 at 0 {
+ mediatek,pins = <MT8135_PIN_195_SDA1__FUNC_SDA1 &pcfg_pull_none>,
+ <MT8135_PIN_196_SCL1__FUNC_SCL1 &pcfg_pull_none>;
+ };
+
+ i2c2_pins_a: i2c2 at 0 {
+ mediatek,pins = <MT8135_PIN_193_SDA2__FUNC_SDA2 &pcfg_pull_none>,
+ <MT8135_PIN_194_SCL2__FUNC_SCL2 &pcfg_pull_none>;
+ };
+
+ i2c3_pins_a: i2c3 at 0 {
+ mediatek,pins = <MT8135_PIN_35_SCL3__FUNC_SCL3 &pcfg_pull_none>,
+ <MT8135_PIN_36_SDA3__FUNC_SDA3 &pcfg_pull_none>;
+ };
+
+ i2c4_pins_a: i2c4 at 0 {
+ mediatek,pins = <MT8135_PIN_87_MSDC1_DAT2__FUNC_SCL4 &pcfg_pull_none>,
+ <MT8135_PIN_88_MSDC1_DAT3__FUNC_SDA4 &pcfg_pull_none>;
+ };
+
+ i2c5_pins_a: i2c5 at 0 {
+ mediatek,pins = <MT8135_PIN_63_MSDC1_INSI__FUNC_SCL5 &pcfg_pull_none>,
+ <MT8135_PIN_64_MSDC1_SDWPI__FUNC_SDA5 &pcfg_pull_none>;
+ };
+
+ i2c6_pins_a: i2c6 at 0 {
+ mediatek,pins = <MT8135_PIN_197_MSDC3_DAT2__FUNC_SCL6 &pcfg_pull_none>,
+ <MT8135_PIN_198_MSDC3_DAT3__FUNC_SDA6 &pcfg_pull_none>;
+ };
};
+ i2c0: i2c at 1100d000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x1100d000 0 0x70>,
+ <0 0x11000300 0 0x80>;
+ interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ i2c1: i2c at 1100e000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x1100e000 0 0x70>,
+ <0 0x11000380 0 0x80>;
+ interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ i2c2: i2c at 1100f000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x1100f000 0 0x70>,
+ <0 0x11000400 0 0x80>;
+ interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ i2c3: i2c at 11010000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x11010000 0 0x70>,
+ <0 0x11000480 0 0x80>;
+ interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ i2c4: i2c at 11011000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x11011000 0 0x70>,
+ <0 0x11000500 0 0x80>;
+ interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ i2c5: i2c at 11012000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x11012000 0 0x70>,
+ <0 0x11000580 0 0x80>;
+ interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_LOW>;
+ };
+
+ i2c6: i2c at 11013000 {
+ compatible = "mediatek,mt8135-i2c",
+ "mediatek,mt6589-i2c";
+ reg = <0 0x11013000 0 0x70>,
+ <0 0x11000600 0 0x80>;
+ interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_LOW>;
+ };
};
};
--
1.8.1.1.dirty
next prev parent reply other threads:[~2014-11-04 5:29 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-11-04 5:29 [PATCH v2 0/3] ARM: mediatek: Add driver for Mediatek I2C controller Xudong Chen
2014-11-04 5:29 ` [PATCH v2 1/3] dt-bindings: Add I2C bindings for mt65xx/mt81xx Xudong Chen
2014-11-13 18:16 ` Wolfram Sang
2014-11-14 3:13 ` xudong chen
2014-11-04 5:29 ` Xudong Chen [this message]
2014-11-04 5:29 ` [PATCH v2 3/3] I2C: mediatek: Add driver for MediaTek I2C controller Xudong Chen
2014-11-13 2:08 ` [PATCH v2 0/3] ARM: mediatek: Add driver for Mediatek " xudong chen
2014-11-13 18:31 ` Wolfram Sang
2014-11-14 3:12 ` xudong chen
2014-11-14 8:00 ` Yingjoe Chen
2014-11-18 10:07 ` xudong chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1415078977-18374-3-git-send-email-xudong.chen@mediatek.com \
--to=xudong.chen@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).