From mboxrd@z Thu Jan  1 00:00:00 1970
From: rk@ti.com (Ravikumar Kattekola)
Date: Sat, 31 Jan 2015 22:36:43 +0530
Subject: [PATCH 0/2] ARM: DRA7x/OMAP5: Clock: DPLL Clock fixes 
Message-ID: <1422724005-9415-1-git-send-email-rk@ti.com>
To: linux-arm-kernel@lists.infradead.org
List-Id: linux-arm-kernel.lists.infradead.org

Fix bypass clock source for a few DPLLs.

On DRA7x/OMAP5, for a few DPLLs, both CLKINP and CLKINPULOW are connected
to a mux and the output from mux is routed to the bypass clkout.
Add a mux-clock as bypass clock with CLKINP and CLKINPULOW as parents.

Tested against: 
	tree: https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git
	branch: master
On:
CPU  : OMAP5432 ES2.0
Board: OMAP5432 uEVM
and
CPU  : DRA752 ES1.0
Board: DRA7xx


Ravikumar Kattekola (2):
  ARM: DRA7x: dts: Fix the bypass clock source for dpll_iva and others
  ARM: OMAP5: dts: Fix the bypass clock source for dpll_iva and others

 arch/arm/boot/dts/dra7xx-clocks.dtsi   |   90 ++++++++++++++++++++++++++++----
 arch/arm/boot/dts/omap54xx-clocks.dtsi |   41 +++++++++++++--
 2 files changed, 118 insertions(+), 13 deletions(-)

-- 
1.7.9.5