From mboxrd@z Thu Jan 1 00:00:00 1970 From: bhupesh.sharma@freescale.com (Bhupesh Sharma) Date: Thu, 15 Oct 2015 12:17:45 +0530 Subject: [PATCH v3 05/12] doc/bindings: Update Layerscape PCIe devicetree binding to be more flexible In-Reply-To: <1444891672-32117-1-git-send-email-bhupesh.sharma@freescale.com> References: <1444891672-32117-1-git-send-email-bhupesh.sharma@freescale.com> Message-ID: <1444891672-32117-6-git-send-email-bhupesh.sharma@freescale.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Update the definition of the Layerscape PCI compatible string to be more flexible, using , so the same binding definition is applicable to multiple SoCs. Signed-off-by: Minghuan Lian Signed-off-by: Bhupesh Sharma --- .../devicetree/bindings/pci/layerscape-pci.txt | 15 +++++++++++++-- 1 file changed, 13 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/layerscape-pci.txt b/Documentation/devicetree/bindings/pci/layerscape-pci.txt index 6286f04..7d918ab 100644 --- a/Documentation/devicetree/bindings/pci/layerscape-pci.txt +++ b/Documentation/devicetree/bindings/pci/layerscape-pci.txt @@ -1,10 +1,21 @@ Freescale Layerscape PCIe controller -This PCIe host controller is based on the Synopsis Designware PCIe IP +This PCIe host controller is based on the Synopsys Designware PCIe IP and thus inherits all the common properties defined in designware-pcie.txt. +Note that since this controller derives its clocks from the Reset +Configuration Word (RCW) which is used to describe the PLL settings at +the time of chip-reset, the 'clocks' and 'clock-names' properties from +'designware-pcie.txt' are optional for this controller. + +Also as per the available Reference Manuals, there is no specific 'version' +register available in the Freescale PCIe controller register set, +which can allow determining the underlying Designware PCIe controller version +information. + Required properties: -- compatible: should contain the platform identifier such as "fsl,ls1021a-pcie" +- compatible: should contain the platform identifier such as "fsl,-pcie", + "snps,dw-pcie". - reg: base addresses and lengths of the PCIe controller - interrupts: A list of interrupt outputs of the controller. Must contain an entry for each entry in the interrupt-names property. -- 1.7.9.5