[PATCH 2/2] ARM: Documentation: l2x0: Mention separate controllers explicitly

[dirk.behme@gmail.com (Dirk Behme)]

The documentation in l2x0.txt is only valid for PL210/PL220/PL310
(and variants). Mention this explicitly. And add a note why this
isn't valid for integrated L2 controllers.

Signed-off-by: Dirk Behme <dirk.behme@gmail.com>
---
 Documentation/devicetree/bindings/arm/l2x0.txt | 11 +++++++++--
 1 file changed, 9 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/arm/l2x0.txt b/Documentation/devicetree/bindings/arm/l2x0.txt
index 06c88a4..aec5d02 100644
--- a/Documentation/devicetree/bindings/arm/l2x0.txt
+++ b/Documentation/devicetree/bindings/arm/l2x0.txt
@@ -1,7 +1,8 @@
 * ARM L2 Cache Controller
 
-ARM cores often have a separate level 2 cache controller. There are various
-implementations of the L2 cache controller with compatible programming models.
+ARM cores often have a separate PL210/PL220/PL310 (and variants) based level 2
+cache controller. All these various implementations of the L2 cache controller
+have compatible programming models (Note 1).
 Some of the properties that are just prefixed "cache-*" are taken from section
 3.7.3 of the ePAPR v1.1 specification which can be found at:
 https://www.power.org/wp-content/uploads/2012/06/Power_ePAPR_APPROVED_v1.1.pdf
@@ -91,3 +92,9 @@ L2: cache-controller {
         cache-level = <2>;
 	interrupts = <45>;
 };
+
+Note 1: The description in this document doesn't apply to integrated L2
+	cache controllers as found in e.g. Cortex-A15/A7/A57/A53. These
+	integrated L2 controllers are assumed to be all preconfigured by
+	early secure boot code. Thus no need to deal with their configuration
+	in the kernel at all.
-- 
2.6.4