From: geert+renesas@glider.be (Geert Uytterhoeven)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 0/7] ARM/arm64: dts: renesas: Add/complete L2 cache-controller nodes
Date: Mon, 15 Feb 2016 21:38:28 +0100 [thread overview]
Message-ID: <1455568715-20880-1-git-send-email-geert+renesas@glider.be> (raw)
Hi Simon, Magnus,
This patch series adds the missing L2 cache-controller nodes to the
DTSes for various Renesas ARM-based SoCs, or completes the existing
nodes, and links the CPU nodes to them.
For R-Mobile APE6 (r8a73a4), the L2 cache-controllers are also linked to
the respective (already existing) SYSC Power Domains. Fortunately these
Power Domains were never powered down, as they are parents of the Power
Domains containing CPU cores. This may change in the future.
For R-Car Gen2 and Gen3 (r8a779x), this serves as a preparatory step for
adding SYSC Power Domain support later.
Changes compared to v2:
- Dropped "arm,data-latency" and "arm,tag-latency" properties, as they
may not be valid when using virtualization,
- Dropped already applied parts of "[PATCH v2 6/6] arm64: renesas:
r8a7795: Add L2 cache-controller nodes",
- Changed one-line summary prefix to match current arm-soc practices.
This series is against renesas-devel-20160215-v4.5-rc4.
It has been tested on r8a73a4/ape6evm, r8a7791/koelsch, r8a7794/alt, and
r8a7795/salvator-x.
For your convenience, I've also pushed this series to
git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers.git#topic/l2-cache-v3
Thanks for applying!
Geert Uytterhoeven (7):
ARM: dts: r8a73a4: Add L2 cache-controller nodes
ARM: dts: r8a7790: Add L2 cache-controller nodes
ARM: dts: r8a7791: Add L2 cache-controller node
ARM: dts: r8a7793: Add L2 cache-controller node
ARM: dts: r8a7794: Add L2 cache-controller node
arm64: dts: r8a7795: Add missing properties to CA57 L2 cache node
arm64: dts: r8a7795: Add CA53 L2 cache-controller node
arch/arm/boot/dts/r8a73a4.dtsi | 17 +++++++++++++++++
arch/arm/boot/dts/r8a7790.dtsi | 20 ++++++++++++++++++++
arch/arm/boot/dts/r8a7791.dtsi | 8 ++++++++
arch/arm/boot/dts/r8a7793.dtsi | 7 +++++++
arch/arm/boot/dts/r8a7794.dtsi | 8 ++++++++
arch/arm64/boot/dts/renesas/r8a7795.dtsi | 8 ++++++++
6 files changed, 68 insertions(+)
--
1.9.1
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
next reply other threads:[~2016-02-15 20:38 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-15 20:38 Geert Uytterhoeven [this message]
2016-02-15 20:38 ` [PATCH v3 1/7] ARM: dts: r8a73a4: Add L2 cache-controller nodes Geert Uytterhoeven
2016-02-15 20:38 ` [PATCH v3 2/7] ARM: dts: r8a7790: " Geert Uytterhoeven
2016-02-15 20:38 ` [PATCH v3 3/7] ARM: dts: r8a7791: Add L2 cache-controller node Geert Uytterhoeven
2016-02-15 20:38 ` [PATCH v3 4/7] ARM: dts: r8a7793: " Geert Uytterhoeven
2016-02-15 20:38 ` [PATCH v3 5/7] ARM: dts: r8a7794: " Geert Uytterhoeven
2016-02-15 20:38 ` [PATCH v3 6/7] arm64: dts: r8a7795: Add missing properties to CA57 L2 cache node Geert Uytterhoeven
2016-02-16 6:40 ` Dirk Behme
2016-02-16 9:43 ` Sudeep Holla
2016-02-16 9:55 ` Dirk Behme
2016-02-15 20:38 ` [PATCH v3 7/7] arm64: dts: r8a7795: Add CA53 L2 cache-controller node Geert Uytterhoeven
2016-02-16 6:44 ` Dirk Behme
2016-02-16 7:12 ` Geert Uytterhoeven
2016-02-16 7:33 ` Dirk Behme
2016-02-16 9:46 ` Sudeep Holla
2016-02-17 5:53 ` [PATCH v3 0/7] ARM/arm64: dts: renesas: Add/complete L2 cache-controller nodes Simon Horman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1455568715-20880-1-git-send-email-geert+renesas@glider.be \
--to=geert+renesas@glider.be \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).