From: l.stach@pengutronix.de (Lucas Stach)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] i.MX6 PCIe: Fix imx6_pcie_deassert_core_reset() polarity
Date: Tue, 29 Mar 2016 12:55:21 +0200 [thread overview]
Message-ID: <1459248921.2565.15.camel@pengutronix.de> (raw)
In-Reply-To: <m3shz9in52.fsf@t19.piap.pl>
Am Dienstag, den 29.03.2016, 12:39 +0200 schrieb Krzysztof Ha?asa:
> Lucas Stach <l.stach@pengutronix.de> writes:
>
> > Is this working with v4.4 and PCI_MSI enabled? I'm sure I've tested MSI
> > IRQs before enabling them in the defconfig and they have been working
> > for me for a long time before that. Tested with i210 on Gateworks
> > Ventana.
>
> MSI never worked for me on Ventana. I have been using 4.2 extensively,
> and now I'm switching to 4.5 (which doesn't work either).
>
> Could it be a DTS (bridge) problem(?)
>
> On 4.5, trying to use it with TW6869 frame buffer and GW5410:
>
> TW6869: PCI 0000:04:00.0, IRQ 336, MMIO 0x1100000
> TW686x 0000:04:00.0: enabling device (0140 -> 0142)
>
I don't see whee the device even tries to use MSI IRQs. Even if the
infrastructure is enabled it opts to use legacy INTA.
There is no upstream driver for this chip, so I don't know where to look
to find out if the driver tries to enable MSI.
Is what you are saying that if you enable MSI support in the kernel, it
breaks legacy IRQs?
Regards,
Lucas
> CPU0 CPU1 CPU2 CPU3
> 16: 1165 1032 1271 1591 GIC-0 29 Edge twd
> 17: 879 387 1404 606 GPC 55 Level i.MX Timer Tick
> 18: 6434 0 0 0 GPC 13 Level mxs-dma
> 19: 0 0 0 0 GPC 15 Level bch
> 21: 0 0 0 0 GPC 9 Level 130000.gpu
> 22: 0 0 0 0 GPC 10 Level 134000.gpu
> 24: 0 0 0 0 GPC 120 Level mx6-pcie-msi
> 26: 0 0 0 0 GPC 26 Level 2020000.serial
> 30: 0 0 0 0 GPC 12 Level 2040000.vpu
> 240: 0 0 0 0 gpio-mxc 0 Edge 2198000.usdhc cd
> 280: 0 0 0 0 GPC 19 Level rtc alarm
> 286: 0 0 0 0 GPC 2 Level sdma
> 287: 0 0 0 0 GPC 43 Level 2184000.usb
> 288: 32 0 0 0 GPC 40 Level 2184200.usb
> 289: 2294 0 0 0 GIC-0 150 Level 2188000.ethernet
> 290: 0 0 0 0 GIC-0 151 Level 2188000.ethernet
> 291: 0 0 0 0 GPC 24 Level mmc0
> 292: 0 0 0 0 GPC 36 Level 21a0000.i2c
> 293: 0 0 0 0 GPC 37 Level 21a4000.i2c
> 294: 0 0 0 0 GPC 38 Level 21a8000.i2c
> 296: 1422 0 0 0 GPC 27 Level 21e8000.serial
> 297: 0 0 0 0 GPC 30 Level 21f4000.serial
> 300: 0 0 0 0 GPC 39 Level ahci-imx[2200000.sata]
> 301: 0 0 0 0 GPC 11 Level 2204000.gpu
> 304: 0 0 0 0 PCI-MSI 0 Edge PCIe PME, aerdrv
> 336: 0 0 0 0 GPC 123 Level TW6869
> 339: 0 0 0 0 IPU 457 Edge (null)
> 340: 0 0 0 0 IPU 451 Edge (null)
> 341: 0 0 0 0 IPU 457 Edge (null)
> 342: 0 0 0 0 IPU 451 Edge (null)
> IPI0: 0 0 0 0 CPU wakeup interrupts
> IPI1: 183 111 90 57 Timer broadcast interrupts
> IPI2: 453 2091 6539 2088 Rescheduling interrupts
> IPI3: 37 32 29 23 Function call interrupts
> IPI4: 0 0 0 0 CPU stop interrupts
> IPI5: 0 0 0 1 IRQ work interrupts
> IPI6: 0 0 0 0 completion interrupts
> Err: 0
>
> 00:00.0 PCI bridge: Synopsys, Inc. Device abcd (rev 01)
> 01:00.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 01:00.1 System peripheral: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:01.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:04.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:05.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:06.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:07.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:08.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 02:09.0 PCI bridge: PLX Technology, Inc. PEX 8609 8-lane, 8-Port PCI Express Gen 2 (5.0 GT/s) Switch with DMA (rev ba)
> 04:00.0 Multimedia controller: Techwell Inc. Device 6869 (rev 01)
> 08:00.0 Ethernet controller: Marvell Technology Group Ltd. 88E8057 PCI-E Gigabit Ethernet Controller
>
> -[0000:00]---00.0-[01]--+-00.0-[02-09]--+-01.0-[03]--
> | +-04.0-[04]----00.0
> | +-05.0-[05]--
> | +-06.0-[06]--
> | +-07.0-[07]--
> | +-08.0-[08]----00.0
> | \-09.0-[09]--
> \-00.1
>
next prev parent reply other threads:[~2016-03-29 10:55 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-25 13:32 [PATCH] i.MX6 PCIe: Fix imx6_pcie_deassert_core_reset() polarity Krzysztof Hałasa
2016-03-27 14:44 ` Fabio Estevam
2016-03-28 0:26 ` Fabio Estevam
2016-03-28 19:59 ` Tim Harvey
2016-03-28 20:13 ` Fabio Estevam
2016-03-28 20:42 ` Tim Harvey
2016-03-28 21:30 ` Fabio Estevam
2016-03-28 22:06 ` Tim Harvey
2016-03-28 22:13 ` Fabio Estevam
2016-03-29 5:40 ` Krzysztof Hałasa
2016-03-29 5:43 ` Krzysztof Hałasa
2016-03-29 5:29 ` Krzysztof Hałasa
2016-03-29 8:55 ` Lucas Stach
2016-03-29 10:39 ` Krzysztof Hałasa
2016-03-29 10:55 ` Lucas Stach [this message]
2016-03-29 13:12 ` Arnd Bergmann
2016-03-29 13:32 ` Tim Harvey
2016-03-29 13:52 ` Arnd Bergmann
2016-03-29 14:29 ` Tim Harvey
2016-03-29 14:50 ` Arnd Bergmann
2016-03-29 15:10 ` Tim Harvey
2016-03-29 15:24 ` Arnd Bergmann
2016-03-29 17:38 ` Tim Harvey
2016-03-29 19:39 ` Arnd Bergmann
2016-03-29 17:56 ` Marc Zyngier
2016-03-29 16:13 ` Roberto Fichera
2016-03-29 16:40 ` Tim Harvey
2016-03-29 16:44 ` Roberto Fichera
2016-03-29 17:31 ` Tim Harvey
2016-03-30 8:00 ` Roberto Fichera
2016-03-30 10:10 ` Arnd Bergmann
2016-03-30 12:50 ` Roberto Fichera
2016-03-30 13:38 ` Tim Harvey
2016-03-30 15:20 ` Roberto Fichera
2016-03-30 8:10 ` Krzysztof Hałasa
2016-03-31 16:19 ` Tim Harvey
2016-04-04 10:37 ` Krzysztof Hałasa
2016-03-29 14:14 ` Fabio Estevam
2016-03-29 5:21 ` Krzysztof Hałasa
2016-03-30 12:06 ` Petr Štetiar
2016-03-30 12:45 ` Fabio Estevam
2016-03-30 14:38 ` Marcel Ziswiler
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1459248921.2565.15.camel@pengutronix.de \
--to=l.stach@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).