* [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells
@ 2016-03-31 9:33 Kefeng Wang
2016-03-31 9:33 ` [PATCH 2/2] arm64: dts: hip05: Add nor flash support Kefeng Wang
2016-04-08 3:32 ` [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells Kefeng Wang
0 siblings, 2 replies; 3+ messages in thread
From: Kefeng Wang @ 2016-03-31 9:33 UTC (permalink / raw)
To: linux-arm-kernel
Fix commit abf9c25d55e8 ("arm64: dts: hip05: Append all gicv3 ITS
entries"), it forgets the property msi-cell, see arm,gic-v3.txt.
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
---
arch/arm64/boot/dts/hisilicon/hip05.dtsi | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/arch/arm64/boot/dts/hisilicon/hip05.dtsi b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
index 6319ff3..d1911ea 100644
--- a/arch/arm64/boot/dts/hisilicon/hip05.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
@@ -249,24 +249,28 @@
its_peri: interrupt-controller at 8c000000 {
compatible = "arm,gic-v3-its";
msi-controller;
+ msi-cells = <1>;
reg = <0x0 0x8c000000 0x0 0x40000>;
};
its_m3: interrupt-controller at a3000000 {
compatible = "arm,gic-v3-its";
msi-controller;
+ msi-cells = <1>;
reg = <0x0 0xa3000000 0x0 0x40000>;
};
its_pcie: interrupt-controller at b7000000 {
compatible = "arm,gic-v3-its";
msi-controller;
+ msi-cells = <1>;
reg = <0x0 0xb7000000 0x0 0x40000>;
};
its_dsa: interrupt-controller at c6000000 {
compatible = "arm,gic-v3-its";
msi-controller;
+ msi-cells = <1>;
reg = <0x0 0xc6000000 0x0 0x40000>;
};
};
--
1.7.12.4
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH 2/2] arm64: dts: hip05: Add nor flash support
2016-03-31 9:33 [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells Kefeng Wang
@ 2016-03-31 9:33 ` Kefeng Wang
2016-04-08 3:32 ` [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells Kefeng Wang
1 sibling, 0 replies; 3+ messages in thread
From: Kefeng Wang @ 2016-03-31 9:33 UTC (permalink / raw)
To: linux-arm-kernel
This patch is to add support nor-flash. Notice, the pre-defined
partitions may not be used.
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
---
arch/arm64/boot/dts/hisilicon/hip05-d02.dts | 34 +++++++++++++++++++++++++++++
arch/arm64/boot/dts/hisilicon/hip05.dtsi | 6 +++++
2 files changed, 40 insertions(+)
diff --git a/arch/arm64/boot/dts/hisilicon/hip05-d02.dts b/arch/arm64/boot/dts/hisilicon/hip05-d02.dts
index e9436c0..abba750 100644
--- a/arch/arm64/boot/dts/hisilicon/hip05-d02.dts
+++ b/arch/arm64/boot/dts/hisilicon/hip05-d02.dts
@@ -52,3 +52,37 @@
&peri_gpio0 {
status = "ok";
};
+
+&lbc {
+ status = "ok";
+ #address-cells = <2>;
+ #size-cells = <1>;
+ ranges = <0 0 0x0 0x90000000 0x08000000>,
+ <1 0 0x0 0x98000000 0x08000000>;
+
+ nor-flash at 0,0 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ compatible = "numonyx,js28f00a", "cfi-flash";
+ reg = <0 0x0 0x08000000>;
+ bank-width = <2>;
+ /* The three parts may not used */
+ partition at 0 {
+ label = "BIOS";
+ reg = <0x0 0x300000>;
+ };
+ partition at 300000 {
+ label = "Linux";
+ reg = <0x300000 0xa00000>;
+ };
+ partition at 1000000 {
+ label = "Rootfs";
+ reg = <0x01000000 0x02000000>;
+ };
+ };
+
+ cpld at 1,0 {
+ compatible = "hisilicon,hip05-cpld";
+ reg = <1 0x0 0x100>;
+ };
+};
diff --git a/arch/arm64/boot/dts/hisilicon/hip05.dtsi b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
index d1911ea..46ff5f6 100644
--- a/arch/arm64/boot/dts/hisilicon/hip05.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
@@ -327,6 +327,12 @@
status = "disabled";
};
+ lbc: localbus at 80380000 {
+ compatible = "hisilicon,hisi-localbus", "simple-bus";
+ reg = <0x0 0x80380000 0x0 0x10000>;
+ status = "disabled";
+ };
+
peri_gpio0: gpio at 802e0000 {
#address-cells = <1>;
#size-cells = <0>;
--
1.7.12.4
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells
2016-03-31 9:33 [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells Kefeng Wang
2016-03-31 9:33 ` [PATCH 2/2] arm64: dts: hip05: Add nor flash support Kefeng Wang
@ 2016-04-08 3:32 ` Kefeng Wang
1 sibling, 0 replies; 3+ messages in thread
From: Kefeng Wang @ 2016-04-08 3:32 UTC (permalink / raw)
To: linux-arm-kernel
On 2016/3/31 17:33, Kefeng Wang wrote:
> Fix commit abf9c25d55e8 ("arm64: dts: hip05: Append all gicv3 ITS
> entries"), it forgets the property msi-cell, see arm,gic-v3.txt.
Sorry, ignore this, will send v2, should #msi-cell.
> Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
> ---
> arch/arm64/boot/dts/hisilicon/hip05.dtsi | 4 ++++
> 1 file changed, 4 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hip05.dtsi b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
> index 6319ff3..d1911ea 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip05.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
> @@ -249,24 +249,28 @@
> its_peri: interrupt-controller at 8c000000 {
> compatible = "arm,gic-v3-its";
> msi-controller;
> + msi-cells = <1>;
> reg = <0x0 0x8c000000 0x0 0x40000>;
> };
>
> its_m3: interrupt-controller at a3000000 {
> compatible = "arm,gic-v3-its";
> msi-controller;
> + msi-cells = <1>;
> reg = <0x0 0xa3000000 0x0 0x40000>;
> };
>
> its_pcie: interrupt-controller at b7000000 {
> compatible = "arm,gic-v3-its";
> msi-controller;
> + msi-cells = <1>;
> reg = <0x0 0xb7000000 0x0 0x40000>;
> };
>
> its_dsa: interrupt-controller at c6000000 {
> compatible = "arm,gic-v3-its";
> msi-controller;
> + msi-cells = <1>;
> reg = <0x0 0xc6000000 0x0 0x40000>;
> };
> };
>
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2016-04-08 3:32 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-03-31 9:33 [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells Kefeng Wang
2016-03-31 9:33 ` [PATCH 2/2] arm64: dts: hip05: Add nor flash support Kefeng Wang
2016-04-08 3:32 ` [PATCH 1/2] arm64: dts: hip05: fix its node without msi-cells Kefeng Wang
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).