From: wangkefeng.wang@huawei.com (Kefeng Wang)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 2/5] dt-bindings: hisilicon: Add Hip05 and Hip06 system controller support
Date: Wed, 29 Jun 2016 11:27:55 +0800 [thread overview]
Message-ID: <1467170878-24030-3-git-send-email-wangkefeng.wang@huawei.com> (raw)
In-Reply-To: <1467170878-24030-1-git-send-email-wangkefeng.wang@huawei.com>
The Hip05 and Hip06 are very similar in design, use better and unified
name for system controller.
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
---
.../bindings/arm/hisilicon/hisilicon.txt | 39 ++++++++++++++++------
1 file changed, 28 insertions(+), 11 deletions(-)
diff --git a/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt b/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt
index 83fe816..3f81575 100644
--- a/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt
+++ b/Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt
@@ -175,38 +175,55 @@ Example:
};
-----------------------------------------------------------------------
-Hisilicon HiP05 PCIe-SAS system controller
+Hisilicon HiP05/HiP06 PCIe-SAS sub system controller
Required properties:
- compatible : "hisilicon,pcie-sas-subctrl", "syscon";
- reg : Register address and size
-The HiP05 PCIe-SAS system controller is shared by PCIe and SAS controllers in
-HiP05 Soc to implement some basic configurations.
+The PCIe-SAS sub system controller is shared by PCIe and SAS controllers in
+HiP05 or HiP06 Soc to implement some basic configurations.
Example:
- /* for HiP05 PCIe-SAS system */
- pcie_sas: system_controller at 0xb0000000 {
+ /* for HiP05 PCIe-SAS sub system */
+ pcie_sas: system_controller at b0000000 {
compatible = "hisilicon,pcie-sas-subctrl", "syscon";
reg = <0xb0000000 0x10000>;
};
-Hisilicon HiP05 PERISUB system controller
+Hisilicon HiP05/HiP06 PERI sub system controller
Required properties:
-- compatible : "hisilicon,hip05-perisubc", "syscon";
+- compatible : "hisilicon,peri-subctrl", "syscon";
- reg : Register address and size
-The HiP05 PERISUB system controller is shared by peripheral controllers in
-HiP05 Soc to implement some basic configurations. The peripheral
+The PERI sub system controller is shared by peripheral controllers in
+HiP05 or HiP06 Soc to implement some basic configurations. The peripheral
controllers include mdio, ddr, iic, uart, timer and so on.
Example:
- /* for HiP05 perisub-ctrl-c system */
+ /* for HiP05 sub peri system */
peri_c_subctrl: syscon at 80000000 {
- compatible = "hisilicon,hip05-perisubc", "syscon";
+ compatible = "hisilicon,peri-subctrl", "syscon";
reg = <0x0 0x80000000 0x0 0x10000>;
};
+
+Hisilicon HiP05/HiP06 DSA sub system controller
+
+Required properties:
+- compatible : "hisilicon,dsa-subctrl", "syscon";
+- reg : Register address and size
+
+The DSA sub system controller is shared by peripheral controllers in
+HiP05 or HiP06 Soc to implement some basic configurations.
+
+Example:
+ /* for HiP05 dsa sub system */
+ pcie_sas: system_controller at a0000000 {
+ compatible = "hisilicon,dsa-subctrl", "syscon";
+ reg = <0xa0000000 0x10000>;
+ };
+
-----------------------------------------------------------------------
Hisilicon CPU controller
--
1.7.12.4
next prev parent reply other threads:[~2016-06-29 3:27 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-28 5:51 [PATCH 0/4] arm64: hisilicon: Hip0x dt/config update Kefeng Wang
2016-06-28 5:51 ` [PATCH 1/4] arm64: dts: hip05: kill hip05_hns.dtsi Kefeng Wang
2016-06-28 5:51 ` [PATCH 2/4] arm64: dts: hip06: Append hns node Kefeng Wang
2016-06-28 17:09 ` Wei Xu
2016-06-29 3:29 ` Kefeng Wang
2016-06-28 5:51 ` [PATCH 3/4] arm64: dts: hip06: Append sas node Kefeng Wang
2016-06-28 5:51 ` [PATCH 4/4] arm64: defconfig: Enable Hisi SAS and HNS Kefeng Wang
2016-06-29 3:27 ` [PATCH v2 0/5] arm64: hisilicon: Hip0x dt/config update Kefeng Wang
2016-06-29 3:27 ` [PATCH v2 1/5] arm64: dts: hip05: kill hip05_hns.dtsi Kefeng Wang
2016-06-29 3:27 ` Kefeng Wang [this message]
2016-07-06 1:43 ` [PATCH v2 2/5] dt-bindings: hisilicon: Add Hip05 and Hip06 system controller support Kefeng Wang
2016-06-29 3:27 ` [PATCH v2 3/5] arm64: dts: hip06: Append hns node Kefeng Wang
2016-06-29 3:27 ` [PATCH v2 4/5] arm64: dts: hip06: Append sas node Kefeng Wang
2016-08-15 7:03 ` [PATCH v3 0/5] arm64: hisilicon: Hip0x dt/config update Kefeng Wang
2016-08-15 7:03 ` [PATCH v3 1/5] arm64: dts: hip05: kill hip05_hns.dtsi Kefeng Wang
2016-08-15 7:03 ` [PATCH v3 2/5] dt-bindings: hisilicon: Add Hip05 and Hip06 system controller support Kefeng Wang
2016-08-15 7:03 ` [PATCH v3 3/5] arm64: dts: hip06: Append hns node Kefeng Wang
2016-08-15 7:03 ` [PATCH v3 4/5] arm64: dts: hip06: Append sas node Kefeng Wang
2016-08-15 7:03 ` [PATCH v3 5/5] arm64: defconfig: Enable Hisi SAS and HNS Kefeng Wang
2016-08-24 15:12 ` [PATCH v3 0/5] arm64: hisilicon: Hip0x dt/config update Wei Xu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1467170878-24030-3-git-send-email-wangkefeng.wang@huawei.com \
--to=wangkefeng.wang@huawei.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).