From: daniel.thompson@linaro.org (Daniel Thompson)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC PATCH v3 5/7] arm64: irqflags: Reorder the fiq & async macros
Date: Fri, 19 Aug 2016 17:13:13 +0100 [thread overview]
Message-ID: <1471623195-7829-6-git-send-email-daniel.thompson@linaro.org> (raw)
In-Reply-To: <1471623195-7829-1-git-send-email-daniel.thompson@linaro.org>
Separate out the local fiq & async macros from the various arch inlines.
This makes is easier for us (in a later patch) to provide an alternative
implementation of these inlines.
Signed-off-by: Daniel Thompson <daniel.thompson@linaro.org>
---
arch/arm64/include/asm/irqflags.h | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/arch/arm64/include/asm/irqflags.h b/arch/arm64/include/asm/irqflags.h
index 8c581281fa12..f367cbd92ff0 100644
--- a/arch/arm64/include/asm/irqflags.h
+++ b/arch/arm64/include/asm/irqflags.h
@@ -53,12 +53,6 @@ static inline void arch_local_irq_disable(void)
: "memory");
}
-#define local_fiq_enable() asm("msr daifclr, #1" : : : "memory")
-#define local_fiq_disable() asm("msr daifset, #1" : : : "memory")
-
-#define local_async_enable() asm("msr daifclr, #4" : : : "memory")
-#define local_async_disable() asm("msr daifset, #4" : : : "memory")
-
/*
* Save the current interrupt enable state.
*/
@@ -90,6 +84,12 @@ static inline int arch_irqs_disabled_flags(unsigned long flags)
return flags & PSR_I_BIT;
}
+#define local_fiq_enable() asm("msr daifclr, #1" : : : "memory")
+#define local_fiq_disable() asm("msr daifset, #1" : : : "memory")
+
+#define local_async_enable() asm("msr daifclr, #4" : : : "memory")
+#define local_async_disable() asm("msr daifset, #4" : : : "memory")
+
/*
* save and restore debug state
*/
--
2.7.4
next prev parent reply other threads:[~2016-08-19 16:13 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-08-19 16:13 [RFC PATCH v3 0/7] Pseudo-NMI for arm64 using ICC_PMR_EL1 (GICv3) Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 1/7] irqchip: gic-v3: Reset BPR during initialization Daniel Thompson
2016-08-22 12:33 ` Marc Zyngier
2016-08-19 16:13 ` [RFC PATCH v3 2/7] arm64: Add support for on-demand backtrace of other CPUs Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 3/7] arm64: cpufeature: Allow early detect of specific features Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 4/7] arm64: alternative: Apply alternatives early in boot process Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson [this message]
2016-08-19 16:13 ` [RFC PATCH v3 6/7] arm64: irqflags: Use ICC sysregs to implement IRQ masking Daniel Thompson
2016-08-22 10:12 ` Marc Zyngier
2016-08-22 14:24 ` Daniel Thompson
2016-08-22 15:06 ` Marc Zyngier
2016-08-25 13:23 ` Daniel Thompson
2016-08-25 13:54 ` Marc Zyngier
2016-08-19 16:13 ` [RFC PATCH v3 7/7] arm64: Implement IPI_CPU_BACKTRACE using pseudo-NMIs Daniel Thompson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1471623195-7829-6-git-send-email-daniel.thompson@linaro.org \
--to=daniel.thompson@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).