From: anup.patel@broadcom.com (Anup Patel)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 11/11] arm64: dts: Add PWM and SDHCI DT nodes for Stingray SOC
Date: Mon, 15 May 2017 17:32:21 +0530 [thread overview]
Message-ID: <1494849741-21294-12-git-send-email-anup.patel@broadcom.com> (raw)
In-Reply-To: <1494849741-21294-1-git-send-email-anup.patel@broadcom.com>
From: Srinath Mannam <srinath.mannam@broadcom.com>
The Stingray SoC has two instances of SDHCI controller
and one instance of iProc PWM.
Let's enable above mentioned devices in Stingray DT.
Signed-off-by: Srinath Mannam <srinath.mannam@broadcom.com>
Signed-off-by: Anup Patel <anup.patel@broadcom.com>
Reviewed-by: Ray Jui <ray.jui@broadcom.com>
Reviewed-by: Scott Branden <scott.branden@broadcom.com>
---
.../boot/dts/broadcom/stingray/bcm958742-base.dtsi | 39 ++++++++++++++++++++++
.../arm64/boot/dts/broadcom/stingray/stingray.dtsi | 28 ++++++++++++++++
2 files changed, 67 insertions(+)
diff --git a/arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi b/arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi
index e3f8c89..6185561 100644
--- a/arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi
+++ b/arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi
@@ -46,6 +46,28 @@
serial2 = &uart2;
serial3 = &uart3;
};
+
+ sdio0_vddo_ctrl_reg: sdio0_vddo_ctrl {
+ compatible = "regulator-gpio";
+ regulator-name = "sdio0_vddo_ctrl_reg";
+ regulator-type = "voltage";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <3300000>;
+ gpios = <&pca9505 18 0>;
+ states = <3300000 0x0
+ 1800000 0x1>;
+ };
+
+ sdio1_vddo_ctrl_reg: sdio1_vddo_ctrl {
+ compatible = "regulator-gpio";
+ regulator-name = "sdio1_vddo_ctrl_reg";
+ regulator-type = "voltage";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <3300000>;
+ gpios = <&pca9505 19 0>;
+ states = <3300000 0x0
+ 1800000 0x1>;
+ };
};
&memory { /* Default DRAM banks */
@@ -57,6 +79,10 @@
status = "okay";
};
+&pwm {
+ status = "okay";
+};
+
&i2c0 {
status = "okay";
@@ -93,3 +119,16 @@
#size-cells = <1>;
};
};
+
+&sdio0 {
+ vqmmc-supply = <&sdio0_vddo_ctrl_reg>;
+ non-removable;
+ full-pwr-cycle;
+ status = "okay";
+};
+
+&sdio1 {
+ vqmmc-supply = <&sdio1_vddo_ctrl_reg>;
+ full-pwr-cycle;
+ status = "okay";
+};
diff --git a/arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi b/arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi
index 6d9c9f8..aa0ecec 100644
--- a/arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi
+++ b/arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi
@@ -274,6 +274,14 @@
#include "stingray-pinctrl.dtsi"
+ pwm: pwm at 68910000{
+ compatible = "brcm,iproc-pwm";
+ reg = <0x00010000 0x1000>;
+ clocks = <&crmu_ref25m>;
+ #pwm-cells = <3>;
+ status = "disabled";
+ };
+
i2c0: i2c at 689b0000 {
compatible = "brcm,iproc-i2c";
reg = <0x000b0000 0x100>;
@@ -433,5 +441,25 @@
brcm,nand-has-wp;
status = "disabled";
};
+
+ sdio0: sdhci at 68cf1000 {
+ compatible = "brcm,sdhci-iproc";
+ reg = <0x003f1000 0x100>;
+ interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>;
+ bus-width = <8>;
+ clocks = <&sdio0_clk>;
+ iommus = <&smmu 0x6002 0x0000>;
+ status = "disabled";
+ };
+
+ sdio1: sdhci at 68cf2000 {
+ compatible = "brcm,sdhci-iproc";
+ reg = <0x003f2000 0x100>;
+ interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>;
+ bus-width = <8>;
+ clocks = <&sdio1_clk>;
+ iommus = <&smmu 0x6003 0x0000>;
+ status = "disabled";
+ };
};
};
--
2.7.4
prev parent reply other threads:[~2017-05-15 12:02 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-05-15 12:02 [PATCH v2 00/11] Broadcom Stingray SOC Initial Support Anup Patel
2017-05-15 12:02 ` [PATCH v2 01/11] dt-bindings: bcm: Add Broadcom Stingray bindings document Anup Patel
2017-05-15 12:02 ` [PATCH v2 02/11] dt-bindings: clk: Extend binding doc for Stingray SOC Anup Patel
2017-05-15 12:02 ` [PATCH v2 03/11] clk: bcm: Add clocks " Anup Patel
2017-05-15 12:02 ` [PATCH v2 04/11] arm64: dts: Initial DTS files for Broadcom " Anup Patel
2017-05-15 13:13 ` Mark Rutland
2017-05-15 16:04 ` Scott Branden
2017-05-16 10:47 ` Anup Patel
2017-05-15 12:02 ` [PATCH v2 05/11] arm64: dts: Add clock DT nodes for " Anup Patel
2017-05-15 12:02 ` [PATCH v2 06/11] arm64: dts: Add NAND " Anup Patel
2017-05-15 12:02 ` [PATCH v2 07/11] arm64: dts: Add pinctrl " Anup Patel
2017-05-15 12:02 ` [PATCH v2 08/11] arm64: dts: Add GPIO " Anup Patel
2017-05-15 12:02 ` [PATCH v2 09/11] arm64: dts: Add I2C DT nodes for Stingray SoC Anup Patel
2017-05-15 12:02 ` [PATCH v2 10/11] arm64: dts: Add PL022, PL330 and SP805 DT nodes for Stingray Anup Patel
2017-05-15 12:02 ` Anup Patel [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1494849741-21294-12-git-send-email-anup.patel@broadcom.com \
--to=anup.patel@broadcom.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).