From: okaya@codeaurora.org (Sinan Kaya)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 2/2] io: prevent compiler reordering on the default readX() implementation
Date: Fri, 30 Mar 2018 11:58:13 -0400 [thread overview]
Message-ID: <1522425494-2916-2-git-send-email-okaya@codeaurora.org> (raw)
In-Reply-To: <1522425494-2916-1-git-send-email-okaya@codeaurora.org>
The default implementation of mapping readX() to __raw_readX() is wrong.
readX() has stronger ordering semantics. Compiler is allowed to reorder
__raw_readX().
In the abscence of a read barrier or when using a strongly ordered
architecture, readX() should at least have a compiler barrier in
it to prevent commpiler from clobbering the execution order.
Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
---
include/asm-generic/io.h | 28 ++++++++++++++++++++++++----
1 file changed, 24 insertions(+), 4 deletions(-)
diff --git a/include/asm-generic/io.h b/include/asm-generic/io.h
index e8c2078..2554f15 100644
--- a/include/asm-generic/io.h
+++ b/include/asm-generic/io.h
@@ -110,7 +110,12 @@ static inline void __raw_writeq(u64 value, volatile void __iomem *addr)
#define readb readb
static inline u8 readb(const volatile void __iomem *addr)
{
- return __raw_readb(addr);
+ u8 val;
+
+ val = __raw_readb(addr);
+ barrier();
+
+ return val;
}
#endif
@@ -118,7 +123,12 @@ static inline u8 readb(const volatile void __iomem *addr)
#define readw readw
static inline u16 readw(const volatile void __iomem *addr)
{
- return __le16_to_cpu(__raw_readw(addr));
+ u16 val;
+
+ val = __le16_to_cpu(__raw_readw(addr));
+ barrier();
+
+ return val;
}
#endif
@@ -126,7 +136,12 @@ static inline u16 readw(const volatile void __iomem *addr)
#define readl readl
static inline u32 readl(const volatile void __iomem *addr)
{
- return __le32_to_cpu(__raw_readl(addr));
+ u32 val;
+
+ val = __le32_to_cpu(__raw_readl(addr));
+ barrier();
+
+ return val;
}
#endif
@@ -135,7 +150,12 @@ static inline u32 readl(const volatile void __iomem *addr)
#define readq readq
static inline u64 readq(const volatile void __iomem *addr)
{
- return __le64_to_cpu(__raw_readq(addr));
+ u64 val;
+
+ val = __le64_to_cpu(__raw_readq(addr));
+ barrier();
+
+ return val;
}
#endif
#endif /* CONFIG_64BIT */
--
2.7.4
next prev parent reply other threads:[~2018-03-30 15:58 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-03-30 15:58 [PATCH v2 1/2] io: prevent compiler reordering on the default writeX() implementation Sinan Kaya
2018-03-30 15:58 ` Sinan Kaya [this message]
2018-04-03 10:49 ` [PATCH v2 2/2] io: prevent compiler reordering on the default readX() implementation Mark Rutland
2018-04-03 11:13 ` Arnd Bergmann
2018-04-03 12:44 ` Sinan Kaya
2018-04-03 12:56 ` Arnd Bergmann
2018-04-03 13:06 ` Sinan Kaya
2018-04-03 22:29 ` Palmer Dabbelt
2018-04-04 15:52 ` Sinan Kaya
2018-04-04 15:55 ` Arnd Bergmann
2018-04-04 15:57 ` Sinan Kaya
2018-04-04 17:48 ` Sinan Kaya
2018-04-04 19:50 ` Arnd Bergmann
2018-04-05 0:06 ` Sinan Kaya
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1522425494-2916-2-git-send-email-okaya@codeaurora.org \
--to=okaya@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).