From: manish.narani@xilinx.com (Manish Narani)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 2/4] iio: Documentation: Add Xilinx AMS sysfs documentation
Date: Fri, 14 Sep 2018 12:48:28 +0530 [thread overview]
Message-ID: <1536909510-7166-3-git-send-email-manish.narani@xilinx.com> (raw)
In-Reply-To: <1536909510-7166-1-git-send-email-manish.narani@xilinx.com>
Add documentation for xilinx-ams driver. This contains information about
various voltages and temperatures on PS (Processing System), PL
(Programmable Logic) and AMS Control Block.
Signed-off-by: Manish Narani <manish.narani@xilinx.com>
---
.../ABI/testing/sysfs-bus-iio-adc-xilinx-ams | 246 +++++++++++++++++++++
1 file changed, 246 insertions(+)
create mode 100644 Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams
diff --git a/Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams b/Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams
new file mode 100644
index 0000000..589c389
--- /dev/null
+++ b/Documentation/ABI/testing/sysfs-bus-iio-adc-xilinx-ams
@@ -0,0 +1,246 @@
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsintlp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) LPD (Low Power Domain)
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsintfp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) FPD (Full Power Domain)
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsaux
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) Auxiliary power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsddr
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 504 (DDR
+ PHY) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio3
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 503
+ (boot, config, JTAG, SRST, POR) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio0
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 500
+ (MIO[0:25]) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio1
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 501
+ (MIO[26:51]) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccpsio2
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) I/O bank 502
+ (MIO[52:77]) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psmgtravcc
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) GTR SerDes I/O
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psmgtravtt
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) GTR SerDes
+ terminators power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccams
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PS (Processing System) SYSMON ADC circuitry
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccint
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) internal power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccvrefp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) ADC positive V
+ reference power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccvrefn
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) ADC negative V
+ reference power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccplintlp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) LPD (Low Power Domain)
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccplintfp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) FPD (Full Power
+ Domain) power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccplaux
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) Auxiliary power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccvpvn
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) Analog Input Pins
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vuserZ
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for PL (Programmable Logic) Fabric Analog Wires
+ power supply. Z is the number in range of 0 to 3.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vcc_pspll0
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Systems PLLs
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vcc_psbatt
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Battery power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccbram
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Block RAM power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_vccaux
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) Auxiliary power
+ supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psddrpll
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) DDR I/O
+ PLLs [0:5] power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_voltageY_psintfpddr
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Voltage input for AMS (Analog Monitoring System) DDR controller
+ power supply.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_tempY_ps_temp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Temperature input for PS (Processing System) RPU MPCore.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_tempY_remote_temp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Temperature input for PS (Processing System) APU MPCore.
+
+
+What: /sys/bus/iio/devices/iio:deviceX/in_tempY_pl_temp
+Date: September 2018
+KernelVersion: 4.19.0
+Contact: mnarani at xilinx.com
+Description:
+ Temperature input for PL (Programmable Logic) SYSMON.
--
2.1.1
next prev parent reply other threads:[~2018-09-14 7:18 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-14 7:18 [PATCH v2 0/4] Add Xilinx AMS Driver Manish Narani
2018-09-14 7:18 ` [PATCH v2 1/4] dt-bindings: iio: adc: Add Xilinx AMS binding documentation Manish Narani
2018-09-16 10:01 ` Jonathan Cameron
2018-09-14 7:18 ` Manish Narani [this message]
2018-09-16 10:12 ` [PATCH v2 2/4] iio: Documentation: Add Xilinx AMS sysfs documentation Jonathan Cameron
2018-09-17 9:56 ` Michal Simek
2018-09-17 10:06 ` Jonathan Cameron
2018-09-17 10:23 ` Michal Simek
2018-09-14 7:18 ` [PATCH v2 3/4] iio: adc: Add Xilinx AMS driver Manish Narani
2018-09-14 11:59 ` Himanshu Jha
2018-09-14 21:30 ` Randy Dunlap
2018-09-16 10:34 ` Jonathan Cameron
2018-09-14 7:18 ` [PATCH v2 4/4] arm64: zynqmp: DT: Add Xilinx AMS node Manish Narani
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1536909510-7166-3-git-send-email-manish.narani@xilinx.com \
--to=manish.narani@xilinx.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).