From: Amit Singh Tomar <amittomer25@gmail.com>
To: andre.przywara@arm.com, vkoul@kernel.org, afaerber@suse.de,
manivannan.sadhasivam@linaro.org
Cc: dmaengine@vger.kernel.org, dan.j.williams@intel.com,
linux-actions@lists.infradead.org,
linux-arm-kernel@lists.infradead.org,
cristian.ciocaltea@gmail.com
Subject: [PATCH RFC 2/8] dmaengine: Actions: Add support for S700 DMA engine
Date: Wed, 6 May 2020 16:06:04 +0530 [thread overview]
Message-ID: <1588761371-9078-3-git-send-email-amittomer25@gmail.com> (raw)
In-Reply-To: <1588761371-9078-1-git-send-email-amittomer25@gmail.com>
DMA controller present on S700 SoC is compatible with the one on S900
(as most of registers are same), but it has different DMA descriptor
structure where registers "fcnt" and "ctrlb" uses different encoding.
For instance, on S900 "fcnt" starts at offset 0x0c and uses upper 12
bits whereas on S700, it starts at offset 0x1c and uses lower 12 bits.
This commit adds support for DMA controller present on S700.
Signed-off-by: Amit Singh Tomar <amittomer25@gmail.com>
---
drivers/dma/owl-dma.c | 99 ++++++++++++++++++++++++++++++++++++---------------
1 file changed, 70 insertions(+), 29 deletions(-)
diff --git a/drivers/dma/owl-dma.c b/drivers/dma/owl-dma.c
index b0d80a2fa383..6c2f0d0aad4c 100644
--- a/drivers/dma/owl-dma.c
+++ b/drivers/dma/owl-dma.c
@@ -134,6 +134,11 @@ enum owl_dmadesc_offsets {
OWL_DMADESC_SIZE
};
+enum owl_dma_id {
+ S900_DMA,
+ S700_DMA,
+};
+
/**
* struct owl_dma_lli - Link list for dma transfer
* @hw: hardware link list
@@ -200,6 +205,7 @@ struct owl_dma_vchan {
* @pchans: array of data for the physical channels
* @nr_vchans: the number of physical channels
* @vchans: array of data for the physical channels
+ * @devid: device id based on OWL SoC
*/
struct owl_dma {
struct dma_device dma;
@@ -214,6 +220,7 @@ struct owl_dma {
unsigned int nr_vchans;
struct owl_dma_vchan *vchans;
+ enum owl_dma_id devid;
};
static void pchan_update(struct owl_dma_pchan *pchan, u32 reg,
@@ -354,6 +361,7 @@ static inline int owl_dma_cfg_lli(struct owl_dma_vchan *vchan,
struct dma_slave_config *sconfig,
bool is_cyclic)
{
+ struct owl_dma *od = to_owl_dma(vchan->vc.chan.device);
u32 mode, ctrlb;
mode = OWL_DMA_MODE_PW(0);
@@ -409,8 +417,14 @@ static inline int owl_dma_cfg_lli(struct owl_dma_vchan *vchan,
lli->hw[OWL_DMADESC_DADDR] = dst;
lli->hw[OWL_DMADESC_SRC_STRIDE] = 0;
lli->hw[OWL_DMADESC_DST_STRIDE] = 0;
- lli->hw[OWL_DMADESC_FLEN] = len | 1 << 20;
- lli->hw[OWL_DMADESC_CTRLB] = ctrlb;
+
+ if (od->devid == S700_DMA) {
+ lli->hw[OWL_DMADESC_FLEN] = len;
+ lli->hw[OWL_DMADESC_CTRLB] = 1 | ctrlb;
+ } else {
+ lli->hw[OWL_DMADESC_FLEN] = len | 1 << 20;
+ lli->hw[OWL_DMADESC_CTRLB] = ctrlb;
+ }
return 0;
}
@@ -562,26 +576,35 @@ static irqreturn_t owl_dma_interrupt(int irq, void *dev_id)
dma_writel(od, OWL_DMA_IRQ_PD0, pending);
/* Check missed pending IRQ */
- for (i = 0; i < od->nr_pchans; i++) {
- pchan = &od->pchans[i];
- chan_irq_pending = pchan_readl(pchan, OWL_DMAX_INT_CTL) &
- pchan_readl(pchan, OWL_DMAX_INT_STATUS);
-
- /* Dummy read to ensure OWL_DMA_IRQ_PD0 value is updated */
- dma_readl(od, OWL_DMA_IRQ_PD0);
+ if (od->devid == S900_DMA) {
+ for (i = 0; i < od->nr_pchans; i++) {
+ pchan = &od->pchans[i];
+ chan_irq_pending = pchan_readl(pchan,
+ OWL_DMAX_INT_CTL) &
+ pchan_readl(pchan,
+ OWL_DMAX_INT_STATUS)
+ ;
+
+ /* Dummy read to ensure OWL_DMA_IRQ_PD0 value is
+ * updated
+ */
+ dma_readl(od, OWL_DMA_IRQ_PD0);
- global_irq_pending = dma_readl(od, OWL_DMA_IRQ_PD0);
+ global_irq_pending = dma_readl(od,
+ OWL_DMA_IRQ_PD0);
- if (chan_irq_pending && !(global_irq_pending & BIT(i))) {
- dev_dbg(od->dma.dev,
- "global and channel IRQ pending match err\n");
+ if (chan_irq_pending && !(global_irq_pending &
+ BIT(i))) {
+ dev_dbg(od->dma.dev,
+ "global and channel IRQ pending match err\n");
- /* Clear IRQ status for this pchan */
- pchan_update(pchan, OWL_DMAX_INT_STATUS,
- 0xff, false);
+ /* Clear IRQ status for this pchan */
+ pchan_update(pchan, OWL_DMAX_INT_STATUS,
+ 0xff, false);
- /* Update global IRQ pending */
- pending |= BIT(i);
+ /* Update global IRQ pending */
+ pending |= BIT(i);
+ }
}
}
@@ -720,6 +743,7 @@ static int owl_dma_resume(struct dma_chan *chan)
static u32 owl_dma_getbytes_chan(struct owl_dma_vchan *vchan)
{
+ struct owl_dma *od = to_owl_dma(vchan->vc.chan.device);
struct owl_dma_pchan *pchan;
struct owl_dma_txd *txd;
struct owl_dma_lli *lli;
@@ -741,9 +765,15 @@ static u32 owl_dma_getbytes_chan(struct owl_dma_vchan *vchan)
list_for_each_entry(lli, &txd->lli_list, node) {
/* Start from the next active node */
if (lli->phys == next_lli_phy) {
- list_for_each_entry(lli, &txd->lli_list, node)
- bytes += lli->hw[OWL_DMADESC_FLEN] &
- GENMASK(19, 0);
+ list_for_each_entry(lli, &txd->lli_list, node) {
+ if (od->devid == S700_DMA)
+ bytes +=
+ lli->hw[OWL_DMADESC_FLEN];
+ else
+ bytes +=
+ lli->hw[OWL_DMADESC_FLEN] &
+ GENMASK(19, 0);
+ }
break;
}
}
@@ -756,6 +786,7 @@ static enum dma_status owl_dma_tx_status(struct dma_chan *chan,
dma_cookie_t cookie,
struct dma_tx_state *state)
{
+ struct owl_dma *od = to_owl_dma(chan->device);
struct owl_dma_vchan *vchan = to_owl_vchan(chan);
struct owl_dma_lli *lli;
struct virt_dma_desc *vd;
@@ -773,8 +804,13 @@ static enum dma_status owl_dma_tx_status(struct dma_chan *chan,
vd = vchan_find_desc(&vchan->vc, cookie);
if (vd) {
txd = to_owl_txd(&vd->tx);
- list_for_each_entry(lli, &txd->lli_list, node)
- bytes += lli->hw[OWL_DMADESC_FLEN] & GENMASK(19, 0);
+ list_for_each_entry(lli, &txd->lli_list, node) {
+ if (od->devid == S700_DMA)
+ bytes += lli->hw[OWL_DMADESC_FLEN];
+ else
+ bytes += lli->hw[OWL_DMADESC_FLEN] &
+ GENMASK(19, 0);
+ }
} else {
bytes = owl_dma_getbytes_chan(vchan);
}
@@ -1031,11 +1067,20 @@ static struct dma_chan *owl_dma_of_xlate(struct of_phandle_args *dma_spec,
return chan;
}
+static const struct of_device_id owl_dma_match[] = {
+ { .compatible = "actions,s900-dma", .data = (void *)S900_DMA,},
+ { .compatible = "actions,s700-dma", .data = (void *)S700_DMA,},
+ { /* sentinel */ },
+};
+MODULE_DEVICE_TABLE(of, owl_dma_match);
+
static int owl_dma_probe(struct platform_device *pdev)
{
struct device_node *np = pdev->dev.of_node;
struct owl_dma *od;
int ret, i, nr_channels, nr_requests;
+ const struct of_device_id *of_id =
+ of_match_device(owl_dma_match, &pdev->dev);
od = devm_kzalloc(&pdev->dev, sizeof(*od), GFP_KERNEL);
if (!od)
@@ -1060,6 +1105,8 @@ static int owl_dma_probe(struct platform_device *pdev)
dev_info(&pdev->dev, "dma-channels %d, dma-requests %d\n",
nr_channels, nr_requests);
+ od->devid = (enum owl_dma_id)of_id->data;
+
od->nr_pchans = nr_channels;
od->nr_vchans = nr_requests;
@@ -1192,12 +1239,6 @@ static int owl_dma_remove(struct platform_device *pdev)
return 0;
}
-static const struct of_device_id owl_dma_match[] = {
- { .compatible = "actions,s900-dma", },
- { /* sentinel */ }
-};
-MODULE_DEVICE_TABLE(of, owl_dma_match);
-
static struct platform_driver owl_dma_driver = {
.probe = owl_dma_probe,
.remove = owl_dma_remove,
--
2.7.4
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-05-06 10:37 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-06 10:36 [PATCH RFC 0/8] Add MMC support for S700 Amit Singh Tomar
2020-05-06 10:36 ` [PATCH RFC 1/8] dmaengine: Actions: get rid of bit fields from dma descriptor Amit Singh Tomar
2020-05-10 15:51 ` Manivannan Sadhasivam
2020-05-11 10:45 ` Amit Tomer
2020-05-11 11:20 ` Manivannan Sadhasivam
2020-05-11 11:44 ` André Przywara
2020-05-11 12:04 ` Manivannan Sadhasivam
2020-05-11 12:48 ` André Przywara
2020-05-11 15:29 ` Manivannan Sadhasivam
2020-05-06 10:36 ` Amit Singh Tomar [this message]
2020-05-06 11:12 ` [PATCH RFC 2/8] dmaengine: Actions: Add support for S700 DMA engine André Przywara
2020-05-06 12:54 ` Amit Tomer
2020-05-06 13:04 ` André Przywara
2020-05-06 10:36 ` [PATCH RFC 3/8] clk: actions: Add MMC clock-register reset bits Amit Singh Tomar
2020-05-06 10:36 ` [PATCH RFC 4/8] arm64: dts: actions: disable sps node from S700 Amit Singh Tomar
2020-05-07 10:15 ` André Przywara
2020-05-06 10:36 ` [PATCH RFC 5/8] arm64: dts: actions: Add DMA Controller for S700 Amit Singh Tomar
2020-05-06 10:36 ` [PATCH RFC 6/8] dt-bindings: reset: s700: Add binding constants for mmc Amit Singh Tomar
2020-05-14 15:08 ` Rob Herring
2020-05-06 10:36 ` [PATCH RFC 7/8] arm64: dts: actions: Add MMC controller support for S700 Amit Singh Tomar
2020-05-06 10:36 ` [PATCH RFC 8/8] arm64: dts: actions: Add uSD support for Cubieboard7 Amit Singh Tomar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1588761371-9078-3-git-send-email-amittomer25@gmail.com \
--to=amittomer25@gmail.com \
--cc=afaerber@suse.de \
--cc=andre.przywara@arm.com \
--cc=cristian.ciocaltea@gmail.com \
--cc=dan.j.williams@intel.com \
--cc=dmaengine@vger.kernel.org \
--cc=linux-actions@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).