From: Yongqiang Niu <yongqiang.niu@mediatek.com>
To: CK Hu <ck.hu@mediatek.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
devicetree@vger.kernel.org,
Philipp Zabel <p.zabel@pengutronix.de>,
David Airlie <airlied@linux.ie>,
linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
linux-mediatek@lists.infradead.org,
Daniel Vetter <daniel@ffwll.ch>,
Hsin-Yi Wang <hsinyi@chromium.org>,
Matthias Brugger <matthias.bgg@gmail.com>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 6/8] drm/mediatek: add matrix bits private data for ccorr
Date: Fri, 29 Jan 2021 16:59:03 +0800 [thread overview]
Message-ID: <1611910743.24406.3.camel@mhfsdcap03> (raw)
In-Reply-To: <1611909641.31184.11.camel@mtksdaap41>
On Fri, 2021-01-29 at 16:40 +0800, CK Hu wrote:
> Hi, Hsin-Yi:
>
> On Fri, 2021-01-29 at 15:34 +0800, Hsin-Yi Wang wrote:
> > From: Yongqiang Niu <yongqiang.niu@mediatek.com>
> >
> > matrix bits of mt8183 is 12
> > matrix bits of mt8192 is 13
> >
> > Signed-off-by: Yongqiang Niu <yongqiang.niu@mediatek.com>
> > Signed-off-by: Hsin-Yi Wang <hsinyi@chromium.org>
> > ---
> > drivers/gpu/drm/mediatek/mtk_disp_ccorr.c | 22 +++++++++++++++++++---
> > 1 file changed, 19 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c b/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c
> > index 0c68090eb1e92..1c7163a12f3b1 100644
> > --- a/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c
> > +++ b/drivers/gpu/drm/mediatek/mtk_disp_ccorr.c
> > @@ -31,8 +31,10 @@
> > #define DISP_CCORR_COEF_3 0x008C
> > #define DISP_CCORR_COEF_4 0x0090
> >
> > +#define CCORR_MATRIX_BITS 12
> > +
> > struct mtk_disp_ccorr_data {
> > - u32 reserved;
> > + u32 matrix_bits;
> > };
> >
> > /**
> > @@ -116,6 +118,7 @@ void mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state)
> > uint16_t coeffs[9] = { 0 };
> > int i;
> > struct cmdq_pkt *cmdq_pkt = NULL;
> > + u32 matrix_bits;
> >
> > if (!blob)
> > return;
> > @@ -123,8 +126,16 @@ void mtk_ccorr_ctm_set(struct device *dev, struct drm_crtc_state *state)
> > ctm = (struct drm_color_ctm *)blob->data;
> > input = ctm->matrix;
> >
> > - for (i = 0; i < ARRAY_SIZE(coeffs); i++)
> > + if (ccorr->data)
> > + matrix_bits = ccorr->data->matrix_bits;
> > + else
> > + matrix_bits = CCORR_MATRIX_BITS;
> > +
> > + for (i = 0; i < ARRAY_SIZE(coeffs); i++) {
> > coeffs[i] = mtk_ctm_s31_32_to_s1_10(input[i]);
> > + if (matrix_bits > CCORR_MATRIX_BITS)
> > + coeffs[i] <<= (matrix_bits - CCORR_MATRIX_BITS);
>
> I think format of MT8192 ccorr coeffs is s1.11, after
> mtk_ctm_s31_32_to_s1_10(), you lose one bit precision. So modify
> mtk_ctm_s31_32_to_s1_10() to get maximum precision.
>
> Regards,
> CK
mt8183 s2.10, default value 1024
mt8192 s2.11, default value 2048
>
> > + }
> >
> > mtk_ddp_write(cmdq_pkt, coeffs[0] << 16 | coeffs[1],
> > &ccorr->cmdq_reg, ccorr->regs, DISP_CCORR_COEF_0);
> > @@ -205,8 +216,13 @@ static int mtk_disp_ccorr_remove(struct platform_device *pdev)
> > return 0;
> > }
> >
> > +static const struct mtk_disp_ccorr_data mt8183_ccorr_driver_data = {
> > + .matrix_bits = CCORR_MATRIX_BITS,
> > +};
> > +
> > static const struct of_device_id mtk_disp_ccorr_driver_dt_match[] = {
> > - { .compatible = "mediatek,mt8183-disp-ccorr"},
> > + { .compatible = "mediatek,mt8183-disp-ccorr",
> > + .data = &mt8183_ccorr_driver_data},
> > {},
> > };
> > MODULE_DEVICE_TABLE(of, mtk_disp_ccorr_driver_dt_match);
>
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-01-29 9:00 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-29 7:34 [PATCH v4 0/8] drm/mediatek: add support for mediatek SOC MT8192 Hsin-Yi Wang
2021-01-29 7:34 ` [PATCH v4 1/8] drm/mediatek: add component OVL_2L2 Hsin-Yi Wang
2021-01-29 7:34 ` [PATCH v4 2/8] drm/mediatek: add component POSTMASK Hsin-Yi Wang
2021-01-29 8:18 ` CK Hu
2021-01-29 8:32 ` Yongqiang Niu
2021-01-29 8:35 ` CK Hu, CK Hu, CK Hu
2021-01-29 8:49 ` Yongqiang Niu
2021-01-29 8:51 ` Hsin-Yi Wang
2021-01-29 7:34 ` [PATCH v4 3/8] drm/mediatek: add component RDMA4 Hsin-Yi Wang
2021-01-29 7:34 ` [PATCH v4 4/8] drm/mediatek: enable OVL_LAYER_SMI_ID_EN for multi-layer usecase Hsin-Yi Wang
2021-01-29 8:21 ` CK Hu
2021-01-31 3:56 ` Chun-Kuang Hu
2021-01-29 7:34 ` [PATCH v4 5/8] drm/mediatek: separate ccorr module Hsin-Yi Wang
2021-01-31 4:07 ` Chun-Kuang Hu
2021-01-29 7:34 ` [PATCH v4 6/8] drm/mediatek: add matrix bits private data for ccorr Hsin-Yi Wang
2021-01-29 8:40 ` CK Hu
2021-01-29 8:59 ` Yongqiang Niu [this message]
2021-01-29 7:34 ` [PATCH v4 7/8] soc: mediatek: add mtk mutex support for MT8192 Hsin-Yi Wang
2021-01-29 8:42 ` CK Hu
2021-01-29 7:34 ` [PATCH v4 8/8] drm/mediatek: add support for mediatek SOC MT8192 Hsin-Yi Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1611910743.24406.3.camel@mhfsdcap03 \
--to=yongqiang.niu@mediatek.com \
--cc=airlied@linux.ie \
--cc=ck.hu@mediatek.com \
--cc=daniel@ffwll.ch \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=hsinyi@chromium.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=matthias.bgg@gmail.com \
--cc=p.zabel@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).