From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.6 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,NICE_REPLY_A,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CB877C433E1 for ; Wed, 19 Aug 2020 13:01:39 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 82E542054F for ; Wed, 19 Aug 2020 13:01:39 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="BDlG+HaR"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="jgRj08w1"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="ErXYe/Ot" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 82E542054F Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To:References: Message-ID:Date:Subject:To:From:Reply-To:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=AUst1fJt1X3aUArjJveZYBl44DzgvTKhOLyAG5WgJ+k=; b=BDlG+HaR7WD4GctznYGM3ck3l 8/1YfdEGBYUmkp8nxK+7AbezESlY2F4rLMR4yV92u0Vxxc0QLz8Ir/fbpl1xpyWOeGTe1KovLROnx dWLJLKy2KqlzkdYHtA88VOO1pHVCvrm+MktkWzbpn0fznpWkzEAddxkZCeA0o6Ss3nu4bGBx23htS WcFZehX14dv0J2mMLgKCstZRjG+gsh0tEaxtPTetCsP1duqIQrjeB5yzPEuAQ5h6r3ZgkAMllr+cQ Q7W1abQeQdW4VeDAtUSU0iR/b+xsQPrhw+WxIqod3Nr69L0YGS60H2eGHVPaVSpkdpRVWGEJqlp8W eNLFyWebw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k8Nh9-0001Lj-4R; Wed, 19 Aug 2020 12:59:59 +0000 Received: from esa3.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k8Ngr-0001GF-Ev for linux-arm-kernel@lists.infradead.org; Wed, 19 Aug 2020 12:59:45 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1597841981; x=1629377981; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-id:content-transfer-encoding: mime-version; bh=N3LXJBaTkCMXK9mnCvf1n2/x22RZHWQB3iXXYow5htE=; b=jgRj08w1nfEUDqZbxbQ/BiffY6oI55Knmkha8s5kJVUzmtt0S8W988so y9hErO6mQi1e3IwLoUWnjZ0dSFtlUA5JyFpJDnm7SwkV84hnC/VxGzvmG KDQ5FIM3UxsIDihEP2SblqUavNJ7yhAQBrY6GycZ5Dqkmpdi8hmytDDeo Nu5KrNVthKrJiWrecQWCaweTWNDsv99M5rqfjwU0eLslS3j5zjKNseHLU OZQ5OUEbYmeyW+5RtLW91/b4aat/v00aSO56X09f6mGHUZ7fqHBe2VxK3 2nDxUbnO7shYFJ6AMXc2mfDbRbpoEWcLsYB30UHt361yjPgE3OSC/x26J w==; IronPort-SDR: yEEBh9CWVqD0m8J2Oedwh0Htg+mIGVfuJ3kVB79chD+/WlAV4cDuPDzHIaJ1lkZt3gw1vq6RDF jbdGDfzR0EDfIu4ZXPaUGiulA+U1z5N+08hvhUi6wuBY1FtxdvJ+171tbbnMSVKB3Jnw7ZLUDZ AonY4MD5Zgl7ri6KQTrgKOiE1OKhrSDl/GPspcDIEi85ThPB8J7fljOZS+vuCKE4UJV8y28nCA MFH9O+cQMQVL3KTNFGJ9Me0cqgo07PmUrYUtdahGt8TM19Z8TL5RjwkMFTAvvaQrAjkew+6li7 Z0I= X-IronPort-AV: E=Sophos;i="5.76,331,1592895600"; d="scan'208";a="88604006" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 19 Aug 2020 05:59:39 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Wed, 19 Aug 2020 05:59:36 -0700 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.87.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3 via Frontend Transport; Wed, 19 Aug 2020 05:58:43 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ni1JYvTf0t5topWNcsI3Ou2Cso0+JorlhEL91M8pmaJoVhw8NtEqtqwp6wD5cw7HPXEw01pM4FQ96ik0x5HW8Pd6ijqdt0pYIm1X/hQNQOaMSxT8dQqOBFaLobvkzWloG6EtmY13ea38fi6/lDOuvoUJWDafwQlUFbHjf9qPGhbj8gzFvxDLsTKZNnKauCOhFIIMl5Ipu5z1VuunlXgbt5b0D8TL4ziZs/pCewfnZ1I3U/rTpvtNpTq1igHCOGshH3uOT5z+yg50p/VpQaExg6+rLudvX+EsbuZ3b4ycx0U7y3KLRNr2hqmWw54J612IucWVv04zHF1S5rdgtmpZmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=N3LXJBaTkCMXK9mnCvf1n2/x22RZHWQB3iXXYow5htE=; b=cPq0Sbwy9AeKYr6YlY23xFOSjxaTqHHcnR7GSmhD0/3IQQPde1wo9sOnqcA2Msbqvz/59RXTxG3IS6YDe7DvbVJaaTRiFt0DWbZ8hHCoAkWWChfQDh5uP8hAZQKCcEU76i7jKju7r3+16ZnrNTKzE46RA96L+OZnWB9S9c+4wiPHFD3tDlg8AUN9AIt4CcOPx9+/MvguE+6vSUKF7bURNDPqzpVUfeHgsrWHosloG/ny9mkJlM1nNni2cAA/xwfHFBhM2eWNwVOcui4OgGnfAln9vJGPVuyPhuujiCwR7M4/cdBf4S0ANhBfELNHykq1chpQX9hsxuO5j/tr6zqDkg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=microchip.com; dmarc=pass action=none header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector2-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=N3LXJBaTkCMXK9mnCvf1n2/x22RZHWQB3iXXYow5htE=; b=ErXYe/OtBqrZpwNh2foOemR1ivtcfvQf9wAoawU1qWGvQhSrerjepJlwzZjUgB7Sgn39hSg3+9t9x3NqMPzkxx7E+5oBvp1mPLQH01D8w95+bnc/DNlegFX/6B66Snd6oUEV+65rj2iroLRet81rDkycanoqp/pxrgmvlGVMEaM= Received: from BYAPR11MB2999.namprd11.prod.outlook.com (2603:10b6:a03:90::17) by BY5PR11MB3927.namprd11.prod.outlook.com (2603:10b6:a03:186::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3305.25; Wed, 19 Aug 2020 12:59:33 +0000 Received: from BYAPR11MB2999.namprd11.prod.outlook.com ([fe80::9d17:b603:ad42:a2d4]) by BYAPR11MB2999.namprd11.prod.outlook.com ([fe80::9d17:b603:ad42:a2d4%7]) with mapi id 15.20.3305.024; Wed, 19 Aug 2020 12:59:33 +0000 From: To: Subject: Re: [PATCH v2 1/4] dt-bindings: media: csi2dc: add bindings for microchip csi2dc Thread-Topic: [PATCH v2 1/4] dt-bindings: media: csi2dc: add bindings for microchip csi2dc Thread-Index: AQHWUQ4jEadYX0HypkGv3SAUXQZrmKk/rwuA Date: Wed, 19 Aug 2020 12:59:33 +0000 Message-ID: <18ed735d-adca-5ce7-3836-4db6f1e0fc4f@microchip.com> References: <20200703074416.55272-1-eugen.hristev@microchip.com> <20200703074416.55272-2-eugen.hristev@microchip.com> In-Reply-To: <20200703074416.55272-2-eugen.hristev@microchip.com> Accept-Language: en-US, ro-RO Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: user-agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.8.0 authentication-results: iki.fi; dkim=none (message not signed) header.d=none;iki.fi; dmarc=none action=none header.from=microchip.com; x-originating-ip: [86.121.125.215] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 60509b83-9b45-4cb5-4eaf-08d8443fb843 x-ms-traffictypediagnostic: BY5PR11MB3927: x-microsoft-antispam-prvs: x-bypassexternaltag: True x-ms-oob-tlc-oobclassifiers: OLM:10000; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: 0+RtsdMgBeO24U2S86RsuA8flV7wHBsSnnbR905ZqPh4l/7iyF4K1DpCKyZY3pZ60aew8H3rGS3Pv6NPynSyIMLUa1qdsRJctGRBMILhmGv3PKQHxXPYQ8me4D/hp9t9VxFMvcJjs6W0+Gna4DOxXEN05XPiAYzjct1Xj5iE8gCxjRKwt7gCjjllQ1Ll/RcQMezuaZdQ8jiuidns9H797QE1uJ3K/xaFE2HcpfFab5w7w10ABkNZDOEb3NjkJJYxCfYN3pxzC9Zbx81WgMUqkZXTPdz7RcDaKAWgkrsbDkzMJ5AqRTsJlMSIB5cgIoBuzji5rLMyumLzKvPVyslTiWpgrHQDJuFdqKwqu8j1jLWTb0mJMStgOVeZZK+HXRYx7TqZVYYcdIw3QonZBIjnEQ6EiPu3GSHccAYuadQ8bA2CT/I6PRK4ZdMOlkFmrnRU4sXHfjMqlbmrmdltdNHBtQ== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:BYAPR11MB2999.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(346002)(376002)(39860400002)(366004)(136003)(396003)(186003)(6512007)(4326008)(26005)(8936002)(31696002)(86362001)(478600001)(31686004)(966005)(71200400001)(76116006)(91956017)(8676002)(66946007)(66446008)(64756008)(66556008)(66476007)(5660300002)(2616005)(54906003)(316002)(83380400001)(2906002)(6916009)(6506007)(6486002)(53546011)(36756003)(43740500002); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata: agddR6+eKGaYiPLcLAH3RBe/ohsRYhlvuohW1SGmzg/gW5QRjOXdMLAKXUonfWODTsMsp9lxeyT4wxcjKC+MFjw0C/H6nXHrlO5nmWlysb7lLlgs6nzoKZUR/kv40nXViNh8a8dZsaSBGfOmh3eDxUfWJ65hkEl+7xZBNINNitWKWpZKPSoGmudMKOvqRGk8lCuiAISqPB0l4SAuSS+1+XQKs4CFhyBD16jIYpNHsJZ+ck7Qz834jJazYk4adavApSmdVZaereHuX2kYsMF4asFBlMuHZ3fu9AHHbt/F5oC69zQnXMkVsj7mCSMsPJqO3kiWHdo9Wk2BFekhsWAz2FBbzv1mdRxlhFD65HVohHhAUxQKyE9Dqa5CWOEGNku4WcELDRAIyEIDqzcXMXhDD9mdJ3qWm3E81Jni8txGxEr2xfUwXapzlx3KKvA4tyvD3o/akI+ihfJnfFnmzLZZd1GA8bSJ7PPwP9Af5fq9k8BCzIiXcCdINRbhdUc2S4hIUjsza/I4GF6fdIw2V4DfkMPLjGIBMra9hsNebbRzNqFJ7tmsaaVUbvoUh5G+4iKyEB6BLpLr+FPEsAqv+Kd4msQE+AANhIH49b1FNYq9qdXLYdBQvcsO6g268es4nqf5Q8j0c0IwNujNVKi97gNNqg== x-ms-exchange-transport-forked: True Content-ID: MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: BYAPR11MB2999.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 60509b83-9b45-4cb5-4eaf-08d8443fb843 X-MS-Exchange-CrossTenant-originalarrivaltime: 19 Aug 2020 12:59:33.6513 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: PTLICFBDpriDhq70XPM7JZZopkkDxYJDYUlZazJ9BtTUEEac06mdTx5+/G2UC1FkQGsIxCJAz1uOgEZVJ6XIbZmR2od4JODBFF6u+WtE42E= X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR11MB3927 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200819_085941_822108_F67C02D6 X-CRM114-Status: GOOD ( 33.20 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, hverkuil@xs4all.nl, robh+dt@kernel.org, mchehab@kernel.org, linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 03.07.2020 10:44, Eugen Hristev wrote: > Add bindings documentation for microchip CSI2 Demultiplexer controller. > > CSI2DC is a demultiplexer from Synopsys IDI interface specification to > parallel interface connection or direct memory access. > > Signed-off-by: Eugen Hristev > --- > Changes in v2: > - fixed warnings reported by dt_binding_check > > > .../bindings/media/microchip,csi2dc.yaml | 185 ++++++++++++++++++ > 1 file changed, 185 insertions(+) > create mode 100644 Documentation/devicetree/bindings/media/microchip,csi2dc.yaml > > diff --git a/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml b/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml > new file mode 100644 > index 000000000000..b7c46f7ad2a4 > --- /dev/null > +++ b/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml > @@ -0,0 +1,185 @@ > +# SPDX-License-Identifier: GPL-2.0-only > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/media/microchip,csi2dc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Microchip CSI2 Demux Controller (CSI2DC) > + > +maintainers: > + - Eugen Hristev > + > +description: > + CSI2DC - Camera Serial Interface 2 Demux Controller > + > + CSI2DC is a hardware block that receives incoming data from an IDI interface > + and filters packets based on their data type and virtual channel identifier, > + then converts the byte stream into a cross clock domain to a pixel stream > + to a parallel interface that can be read by a sensor controller. > + > + CSI2DC provides two pipes, one video pipe and one data pipe. Video pipe > + is connected to a sensor controller and the data pipe is accessible > + as a DMA slave port to a DMA controller. > + > + CSI2DC supports a single 'port' node as a source pad with Synopsys 32-bit > + IDI interface. The connected endpoint must be a IDI interface compatible > + device (like Synopsys CSI2HOST) , that can provide 32-bit IDI interface > + connection as sink pad. Hello Sakari, Could you have a look at my binding, especially this paragraph above. This controller that we have requires the Synopsys IDI interface as source pad. As this interface is not yet in kernel, do you think it's fine to mention it here ? Or how should I proceed ? In my tests and the example at the end of this binding, I just use the port and endpoints without any specific properties. The CSI2DC will actually wait an async completion (with a notifier) for that device to be registered, and then use it as a subdevice. In turn, CSI2DC registers a subdev for the next port in pipeline, towards the upper level ( the image sensor controller) However, the connection with the subdevice in this case will likely default to parallel, and not be at all in any of the cases in the video-interfaces.txt : - bus-type: data bus type. Possible values are: 1 - MIPI CSI-2 C-PHY 2 - MIPI CSI1 3 - CCP2 4 - MIPI CSI-2 D-PHY 5 - Parallel 6 - Bt.656 as this interface type is actually Synopsys IDI. Do you think this is fine ? Thanks, Eugen > + It should contain one 'port' child node with one child 'endpoint' node. > + This node should always have the 'reg' property as 0, being the first child > + node. > + For media entity and endpoints please refer to the bindings defined in > + Documentation/devicetree/bindings/media/video-interfaces.txt. > + For Synopsys IDI interface please refer to > + Documentation/devicetree/bindings/media/snps,dw-csi-plat.txt > + > + CSI2DC supports one 'port' node as sink pad with parallel interface. This is > + called video pipe. > + The reg property inside this 'port' node must have the 'reg' property as 1, > + being the second child node. > + This node must have one 'endpoint', and this 'endpoint' is related to the > + virtual channel identifier. > + The 'reg' property inside this 'endpoint' represents the CSI2 virtual channel > + identifier. > + This 'endpoint' can then be used as a source pad for another controller > + (next in pipeline). > + Please refer to the bindings defined in > + Documentation/devicetree/bindings/media/video-interfaces.txt. > + > + CSI2DC must have two clocks to function correctly. One clock is the > + peripheral clock for the inside functionality of the hardware block. > + This is named 'pclk'. The second clock must be the cross domain clock, > + in which CSI2DC will perform clock crossing. This clock must be fed > + by the next controller in pipeline, which usually is a sensor controller. > + Normally this clock should be given by this sensor controller who > + is also a clock source. This clock is named 'scck', sensor controller clock. > + > + CSI2DC also supports direct access to the data through AHB, via DMA channel, > + called data pipe. > + Because of this, the sink 'port' child node (second) is not mandatory. > + If the sink 'port' child node is missing, only data pipe is available. > + > +properties: > + compatible: > + const: microchip,sama7g5-csi2dc > + > + reg: > + description: > + Physical base address and length of the registers set for the device. > + maxItems: 1 > + > + clocks: > + maxItems: 2 > + > + clock-names: > + items: > + - const: pclk > + - const: scck > + > + microchip,clk-gated: > + type: boolean > + description: > + If present, indicates that the clock is gated. > + Otherwise, the clock is free-running. > + > + microchip,inter-line-delay: > + allOf: > + - $ref: /schemas/types.yaml#/definitions/uint32 > + - minimum: 1 > + - maximum: 16 > + default: 16 > + description: > + Indicates how many clock cycles should be introduced between each line. > + > + port@0: > + type: object > + description: > + Input port node, single endpoint describing the input pad. > + > + properties: > + reg: > + const: 0 > + > + endpoint: > + type: object > + > + properties: > + remote-endpoint: true > + > + required: > + - remote-endpoint > + > + additionalProperties: false > + > + additionalProperties: false > + > + port@1: > + type: object > + description: > + Output port node, single endpoint, describing the output pad. > + > + properties: > + '#address-cells': > + const: 1 > + > + '#size-cells': > + const: 0 > + > + reg: > + const: 1 > + > + patternProperties: > + "^endpoint@[0-9a-f]$": > + type: object > + > + properties: > + reg: > + enum: [0, 1, 2, 3] > + description: virtual channel for the endpoint > + > + remote-endpoint: true > + > + required: > + - remote-endpoint > + - reg > + > + additionalProperties: false > + > + additionalProperties: false > + > +required: > + - compatible > + - reg > + - clocks > + - clock-names > + - port@0 > + > +examples: > + - | > + csi2dc@e1404000 { > + compatible = "microchip,sama7g5-csi2dc"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0xe1404000 0x500>; > + clocks = <&pclk>, <&scck>; > + clock-names = "pclk", "scck"; > + > + port@0 { > + reg = <0>; /* must be 0, first child port */ > + csi2dc_in: endpoint { /* input from IDI interface */ > + remote-endpoint = <&csi2host_out>; > + }; > + }; > + > + port@1 { > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <1>; /* must be 1, second child port */ > + csi2dc_out: endpoint@2 { > + reg = <2>; /* virtual channel identifier */ > + remote-endpoint = <&xisc_in>; /* output to sensor controller */ > + }; > + }; > + }; > + > +... > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel