* NXP LPC3250 LCD controller
@ 2010-06-24 13:44 Stefan
2010-06-25 8:30 ` Stefan
0 siblings, 1 reply; 2+ messages in thread
From: Stefan @ 2010-06-24 13:44 UTC (permalink / raw)
To: linux-arm-kernel
Hi,
there is an errata for NXP LPC3250 LCD controller.
****
3.4 LCD.1: Low throughput when LCD controller accesses DDR/SDRAM
Introduction:
The LCD controller is an AHB Master that uses an internal DMA controller
to transfer frame data from memory to the LCD panel.
Problem:
The time required to read data from either SDR or DDR SDRAM using the
LCD DMA controller takes longer than expected. ...
****
Does anybody know whether LCD with greater resolution then QVGA will
definitely not work?
(I'll use 480x272 24Bit)
Or is there something I could fine tune in memory arbiter?
Has somebody a lager LCD than QVGA running on Linux with this SOC?
Thanks in advance
Stefan
^ permalink raw reply [flat|nested] 2+ messages in thread
* NXP LPC3250 LCD controller
2010-06-24 13:44 NXP LPC3250 LCD controller Stefan
@ 2010-06-25 8:30 ` Stefan
0 siblings, 0 replies; 2+ messages in thread
From: Stefan @ 2010-06-25 8:30 UTC (permalink / raw)
To: linux-arm-kernel
> Hi,
>
> there is an errata for NXP LPC3250 LCD controller.
My fault. Was only the '-' initial chip revision. With 'A' rev there seems no
problem.
Stefan
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2010-06-25 8:30 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-06-24 13:44 NXP LPC3250 LCD controller Stefan
2010-06-25 8:30 ` Stefan
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).