From: lorenzo.pieralisi@arm.com (Lorenzo Pieralisi)
To: linux-arm-kernel@lists.infradead.org
Subject: L1 & L2 cache flush sequence on CortexA5 MPcore w.r.t low power modes
Date: Thu, 20 Sep 2012 10:54:31 +0100 [thread overview]
Message-ID: <20120920095431.GC4588@e102568-lin.cambridge.arm.com> (raw)
In-Reply-To: <87sjaetmqv.fsf@amiettinen-lnx.nvidia.com>
On Wed, Sep 19, 2012 at 09:55:52AM +0100, Antti P Miettinen wrote:
> Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> writes:
> > What we should do as I described, is executing the sequence:
> >
> > clear SCTRL.C
> > clean cache
> > exit coherency
>
> How does SCTRL.C affect TLB fetches? Especially on A9? Seems that page
> table updates do clean_dcache_area() so probably not an issue but just
> out of curiosity, are TLB fetches affected by the C bit on A9?
Yes, they are. TLB fetches cannot search the D-cache if the C bit in
SCTLR is clear on A9. I do not see any issue with this though, at least
in the power down procedure described above and in previous e-mails in
this thread.
Lorenzo
next prev parent reply other threads:[~2012-09-20 9:54 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-05-14 7:03 L1 & L2 cache flush sequence on CortexA5 MPcore w.r.t low power modes Murali N
2012-05-14 15:50 ` Lorenzo Pieralisi
2012-05-14 15:58 ` Russell King - ARM Linux
2012-05-14 16:21 ` Lorenzo Pieralisi
2012-05-14 16:39 ` Russell King - ARM Linux
2012-05-14 17:15 ` Lorenzo Pieralisi
2012-05-15 9:25 ` Murali N
2012-05-15 9:40 ` Russell King - ARM Linux
2012-05-15 10:09 ` Lorenzo Pieralisi
2012-05-15 10:15 ` Russell King - ARM Linux
2012-05-15 16:28 ` Lorenzo Pieralisi
2012-05-15 16:36 ` Russell King - ARM Linux
2012-05-15 17:05 ` Lorenzo Pieralisi
2012-09-19 8:55 ` Antti P Miettinen
2012-09-20 9:54 ` Lorenzo Pieralisi [this message]
2012-09-20 21:17 ` Antti P Miettinen
2012-09-23 21:32 ` Antti P Miettinen
2013-02-22 9:04 ` Antti P Miettinen
2013-02-22 9:39 ` Lorenzo Pieralisi
2013-02-23 20:41 ` Antti P Miettinen
2013-02-25 13:36 ` Lorenzo Pieralisi
2012-05-15 18:17 ` Will Deacon
2012-05-17 5:01 ` Murali N
2012-05-17 7:30 ` Shilimkar, Santosh
2013-12-24 17:52 ` Antti Miettinen
2014-01-06 12:43 ` Lorenzo Pieralisi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20120920095431.GC4588@e102568-lin.cambridge.arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).