linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: mturquette@linaro.org (Mike Turquette)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v7 00/11] Add generic set_rate clk_ops for PLL35xx and PLL36xx for samsung SoCs
Date: Fri, 21 Jun 2013 09:31:43 -0700	[thread overview]
Message-ID: <20130621163143.9136.28807@quantum> (raw)
In-Reply-To: <1524664.UCV47tfIRU@flatron>

Quoting Tomasz Figa (2013-06-21 00:09:27)
> On Friday 21 of June 2013 10:18:01 Vikas Sajjan wrote:
> > Hi Mr. Kim,
> > 
> > On Thu, Jun 20, 2013 at 3:37 PM, Yadwinder Singh Brar
> > 
> > <yadi.brar01@gmail.com> wrote:
> > > Hi Tomasz,
> > > 
> > > On Thu, Jun 20, 2013 at 3:30 PM, Tomasz Figa <t.figa@samsung.com> 
> wrote:
> > >> Hi Yadwinder, Vikas,
> > >> 
> > >> On Tuesday 11 of June 2013 15:01:05 Yadwinder Singh Brar wrote:
> > >>> This patch series does the following:
> > >>>  1) Unifies the clk strutures  and registration function used for
> > >>>  PLL35xx>>> 
> > >>> & PLL36xx, to factor out possible common code.
> > >>> 
> > >>>  2) Defines a common rate_table which will contain recommended p, m,
> > >>>  s
> > >>> 
> > >>> and k values for supported rates that needs to be changed for
> > >>> changing
> > >>> corresponding PLL's rate
> > >>> 
> > >>>  3) Adds set_rate() and round_rate() clk_ops for PLL35xx and PLL36xx
> > >>> 
> > >>> changes since v6:
> > >>>       - Splited the patch adding samsung_clk_register_pll() into
> > >>>       definition
> > >>>       addition, SoC specific migration and cleanup patches.
> > >>>       - Addressed some NIT comments.
> > >> 
> > >> This version looks good to me. Thanks for your work on improving this
> > >> series again!
> > >> 
> > >> Reviewed-by: Tomasz Figa <t.figa@samsung.com>
> > 
> > Can you apply this series..
> 
> I think we need at least Mike's (clk subsystem maintainer) ACK here.
> 
> Mike, do you have any objections?

Acked-by: Mike Turquette <mturquette@linaro.org>

Or I can take this through the clk tree. Either way is fine.

Regards,
Mike

> 
> Best regards,
> Tomasz
> 
> > > Thanks for helping to improve this series.
> > > 
> > > Thanks,
> > > Yadwinder
> > > 
> > >> Best regards,
> > >> Tomasz
> > >> 
> > >>> changes since v5:
> > >>>       - Corrected to use rate table as specified in UM for
> > >>>       exynos5250 epll.
> > >>>       - Took care of exynos5420 as well, as new exynos5420 clk
> > >>>       driver came in
> > >>>       while rebasing on latest Kgene's for-next.
> > >>>       
> > >>>       Since we spilted 1st patch into 2 different patches,
> > >>>       can we expect "reviewed-by" again for the same?
> > >>> 
> > >>> changes since v4:
> > >>>       - Defined common samsung samsung_clk_register_pll() to
> > >>>       register a list
> > >>>       of PLL and used a struct samsung_pll_clock for passing
> > >>>       intialisation
> > >>>       data instead of passing as arguments. Now passing LOCK as well
> > >>>       as CON0
> > >>>       offset as intialisation data.
> > >>>       - Calculated length of rate table while registering PLL
> > >>>       instead of
> > >>>       getting it as intialisation data.
> > >>> 
> > >>> changes since v3:
> > >>>       - Used __clk_lookup() instead of adding alias for mout_vpllsrc
> > >>>       - Added check for changing only M value in
> > >>>       samsung_pll36xx_set_rate()
> > >>>       - Modified samsung_pll35xx_mp_change() &
> > >>>       samsung_pll35xx_set_rate()
> > >>>       to improve readabilty.
> > >>>       - Made the input rate_table as __init_data which is to be
> > >>>       provided
> > >> 
> > >> while
> > >> 
> > >>> registering PLL and made a copy of that table while registering, so
> > >>> that if multiple tables are their, they can be freed after getting
> > >>> the P, M, S, K setting values from required one.
> > >>> 
> > >>> changes since v2:
> > >>>       - Added new patch to reorder the MUX registration for
> > >>>       mout_vpllsrc MUX
> > >>>       before the PLL registrations. And to add the alias for the
> > >>>       mout_vpllsrc
> > >>> 
> > >>> MUX. - Added a check to confirm parent rate while registrating the
> > >>> PLL
> > >>> rate tables.
> > >>> 
> > >>> changes since v1:
> > >>>       - removed sorting and bsearch
> > >>>       - modified the definition of struct "samsung_pll_rate_table"
> > >>>       - added generic round_rate()
> > >>>       - rectified the ops assignment for "rate table passed as NULL
> > >>> 
> > >>> Is rebased on branch kgene's "for-next"
> > >>> https://git.kernel.org/cgit/linux/kernel/git/kgene/linux-samsung.git
> > >>> /log/ ?h=for-next
> > >>> 
> > >>> Vikas Sajjan (3):
> > >>>   clk: samsung: Add set_rate() clk_ops for PLL36xx
> > >>>   clk: samsung: Reorder MUX registration for mout_vpllsrc
> > >>>   clk: samsung: Add EPLL and VPLL freq table for exynos5250 SoC
> > >>> 
> > >>> Yadwinder Singh Brar (8):
> > >>>   clk: samsung: Introduce a common samsung_clk_pll struct
> > >>>   clk: samsung: Define a common samsung_clk_register_pll()
> > >>>   clk: samsung: Migrate exynos5250 to use common
> > >>>   
> > >>>     samsung_clk_register_pll()
> > >>>   
> > >>>   clk: samsung: Migrate exynos4 to use common
> > >>>   
> > >>>     samsung_clk_register_pll()
> > >>>   
> > >>>   clk: samsung: Migrate exynos5420 to use common
> > >>>   
> > >>>     samsung_clk_register_pll()
> > >>>   
> > >>>   clk: samsung: Remove unused pll registeration code for pll35xx and
> > >>>   
> > >>>     pll36xx
> > >>>   
> > >>>   clk: samsung: Add support to register rate_table for samsung plls
> > >>>   clk: samsung: Add set_rate() clk_ops for PLL35xx
> > >>>  
> > >>>  drivers/clk/samsung/clk-exynos4.c    |   40 +++--
> > >>>  drivers/clk/samsung/clk-exynos5250.c |  101 +++++++++--
> > >>>  drivers/clk/samsung/clk-exynos5420.c |   86 ++++++---
> > >>>  drivers/clk/samsung/clk-pll.c        |  339
> > >>> 
> > >>> ++++++++++++++++++++++++++-------- drivers/clk/samsung/clk-pll.h
> > >>> 
> > >>> |   38 ++++-
> > >>>  
> > >>>  drivers/clk/samsung/clk.h            |   53 ++++++
> > >>>  6 files changed, 519 insertions(+), 138 deletions(-)
> > >> 
> > >> --
> > >> To unsubscribe from this list: send the line "unsubscribe
> > >> linux-samsung-soc" in the body of a message to
> > >> majordomo at vger.kernel.org
> > >> More majordomo info at  http://vger.kernel.org/majordomo-info.html
> > > 
> > > --
> > > To unsubscribe from this list: send the line "unsubscribe
> > > linux-samsung-soc" in the body of a message to
> > > majordomo at vger.kernel.org
> > > More majordomo info at  http://vger.kernel.org/majordomo-info.html
> > 
> > _______________________________________________
> > linux-arm-kernel mailing list
> > linux-arm-kernel at lists.infradead.org
> > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2013-06-21 16:31 UTC|newest]

Thread overview: 25+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-06-11  9:31 [PATCH v7 00/11] Add generic set_rate clk_ops for PLL35xx and PLL36xx for samsung SoCs Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 01/11] clk: samsung: Introduce a common samsung_clk_pll struct Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 02/11] clk: samsung: Define a common samsung_clk_register_pll() Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 03/11] clk: samsung: Migrate exynos5250 to use " Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 04/11] clk: samsung: Migrate exynos4 " Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 05/11] clk: samsung: Migrate exynos5420 " Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 06/11] clk: samsung: Remove unused pll registeration code for pll35xx and pll36xx Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 07/11] clk: samsung: Add support to register rate_table for samsung plls Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 08/11] clk: samsung: Add set_rate() clk_ops for PLL35xx Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 09/11] clk: samsung: Add set_rate() clk_ops for PLL36xx Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 10/11] clk: samsung: Reorder MUX registration for mout_vpllsrc Yadwinder Singh Brar
2013-06-11  9:31 ` [PATCH v7 11/11] clk: samsung: Add EPLL and VPLL freq table for exynos5250 SoC Yadwinder Singh Brar
2013-06-20 10:00 ` [PATCH v7 00/11] Add generic set_rate clk_ops for PLL35xx and PLL36xx for samsung SoCs Tomasz Figa
2013-06-20 10:07   ` Yadwinder Singh Brar
2013-06-21  4:48     ` Vikas Sajjan
2013-06-21  7:09       ` Tomasz Figa
2013-06-21 16:31         ` Mike Turquette [this message]
2013-06-24 15:02           ` Kukjin Kim
2013-06-24 19:02             ` Mike Turquette
2013-06-25  2:10               ` Kukjin Kim
2013-07-16 13:40                 ` Yadwinder Singh Brar
2013-07-22  6:15                   ` Vikas Sajjan
2013-07-23  1:26                     ` Mike Turquette
2013-07-30 13:13                       ` Vikas Sajjan
2013-08-02 21:33                         ` Mike Turquette

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20130621163143.9136.28807@quantum \
    --to=mturquette@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).