* [PATCH RESEND] arm: add DSB after icache flush in __flush_icache_all()
@ 2014-02-11 9:10 Vinayak Kale
2014-02-11 10:52 ` Catalin Marinas
0 siblings, 1 reply; 3+ messages in thread
From: Vinayak Kale @ 2014-02-11 9:10 UTC (permalink / raw)
To: linux-arm-kernel
Add DSB after icache flush to complete the cache maintenance operation.
Signed-off-by: Vinayak Kale <vkale@apm.com>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
---
PS:
- This patch is tested for ARM-v7.
arch/arm/include/asm/cacheflush.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/include/asm/cacheflush.h b/arch/arm/include/asm/cacheflush.h
index ee753f1..ab91ebb 100644
--- a/arch/arm/include/asm/cacheflush.h
+++ b/arch/arm/include/asm/cacheflush.h
@@ -212,6 +212,7 @@ extern void copy_to_user_page(struct vm_area_struct *, struct page *,
static inline void __flush_icache_all(void)
{
__flush_icache_preferred();
+ dsb();
}
/*
--
1.7.9.5
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [PATCH RESEND] arm: add DSB after icache flush in __flush_icache_all()
2014-02-11 9:10 [PATCH RESEND] arm: add DSB after icache flush in __flush_icache_all() Vinayak Kale
@ 2014-02-11 10:52 ` Catalin Marinas
0 siblings, 0 replies; 3+ messages in thread
From: Catalin Marinas @ 2014-02-11 10:52 UTC (permalink / raw)
To: linux-arm-kernel
On Tue, Feb 11, 2014 at 09:10:11AM +0000, Vinayak Kale wrote:
> Add DSB after icache flush to complete the cache maintenance operation.
>
> Signed-off-by: Vinayak Kale <vkale@apm.com>
> Acked-by: Catalin Marinas <catalin.marinas@arm.com>
I guess what you need to do is add:
Cc: <stable@vger.kernel.org>
and send the patch to Russell's patch system (and add any other acks you
may get in the meantime).
--
Catalin
^ permalink raw reply [flat|nested] 3+ messages in thread
* [PATCH RESEND] arm: add DSB after icache flush in __flush_icache_all()
@ 2014-02-12 6:30 Vinayak Kale
0 siblings, 0 replies; 3+ messages in thread
From: Vinayak Kale @ 2014-02-12 6:30 UTC (permalink / raw)
To: linux-arm-kernel
Add DSB after icache flush to complete the cache maintenance operation.
Signed-off-by: Vinayak Kale <vkale@apm.com>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
Cc: <stable@vger.kernel.org>
---
KernelVersion: 3.14-rc1
PS:
- This patch is tested for ARM-v7.
arch/arm/include/asm/cacheflush.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/arm/include/asm/cacheflush.h b/arch/arm/include/asm/cacheflush.h
index ee753f1..ab91ebb 100644
--- a/arch/arm/include/asm/cacheflush.h
+++ b/arch/arm/include/asm/cacheflush.h
@@ -212,6 +212,7 @@ extern void copy_to_user_page(struct vm_area_struct *, struct page *,
static inline void __flush_icache_all(void)
{
__flush_icache_preferred();
+ dsb();
}
/*
--
1.7.9.5
^ permalink raw reply related [flat|nested] 3+ messages in thread
end of thread, other threads:[~2014-02-12 6:30 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2014-02-11 9:10 [PATCH RESEND] arm: add DSB after icache flush in __flush_icache_all() Vinayak Kale
2014-02-11 10:52 ` Catalin Marinas
-- strict thread matches above, loose matches on Subject: below --
2014-02-12 6:30 Vinayak Kale
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).