* ARMv8: Allowing user space to perform cache-maintenance
[not found] ` <SNT151-W939A3657D532DA8406405DE8410@phx.gbl>
@ 2014-04-30 10:58 ` catalin.marinas at arm.com
2014-04-30 15:34 ` Rajan Srivastava
0 siblings, 1 reply; 3+ messages in thread
From: catalin.marinas at arm.com @ 2014-04-30 10:58 UTC (permalink / raw)
To: linux-arm-kernel
On Wed, Apr 30, 2014 at 02:01:38PM +0530, Rajan Srivastava wrote:
> ARMv8 allows AArch64-EL0 to execute cache maintenance instructions
> (eg, by setting SCTLR_EL1.UCI). It looks like the current ARMv8 kernel
> doesn't support the above feature.
Where have you looked and came up to this conclusion?
--
Catalin
^ permalink raw reply [flat|nested] 3+ messages in thread
* ARMv8: Allowing user space to perform cache-maintenance
2014-04-30 10:58 ` ARMv8: Allowing user space to perform cache-maintenance catalin.marinas at arm.com
@ 2014-04-30 15:34 ` Rajan Srivastava
2014-04-30 15:38 ` Catalin Marinas
0 siblings, 1 reply; 3+ messages in thread
From: Rajan Srivastava @ 2014-04-30 15:34 UTC (permalink / raw)
To: linux-arm-kernel
I am referring to ARM for ARMv8-A, "ARM DDI 0487A.a_errata_2013_Q3 (ID100313)", section D8.2.79 'System Control Register (EL1)'.
Thanks,
Rajan
----------------------------------------
> Date: Wed, 30 Apr 2014 11:58:20 +0100
> From: catalin.marinas at arm.com
> To: rajan_srivastava at hotmail.com
> CC: linaro-kernel at lists.linaro.org; linux-arm-kernel at lists.infradead.org
> Subject: Re: ARMv8: Allowing user space to perform cache-maintenance
>
> On Wed, Apr 30, 2014 at 02:01:38PM +0530, Rajan Srivastava wrote:
>> ARMv8 allows AArch64-EL0 to execute cache maintenance instructions
>> (eg, by setting SCTLR_EL1.UCI). It looks like the current ARMv8 kernel
>> doesn't support the above feature.
>
> Where have you looked and came up to this conclusion?
>
> --
> Catalin
^ permalink raw reply [flat|nested] 3+ messages in thread
* ARMv8: Allowing user space to perform cache-maintenance
2014-04-30 15:34 ` Rajan Srivastava
@ 2014-04-30 15:38 ` Catalin Marinas
0 siblings, 0 replies; 3+ messages in thread
From: Catalin Marinas @ 2014-04-30 15:38 UTC (permalink / raw)
To: linux-arm-kernel
On Wed, Apr 30, 2014 at 04:34:29PM +0100, Rajan Srivastava wrote:
> I am referring to ARM for ARMv8-A, "ARM DDI 0487A.a_errata_2013_Q3
> (ID100313)", section D8.2.79 'System Control Register (EL1)'.
I meant which kernel version have you looked at?
--
Catalin
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2014-04-30 15:38 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <SNT151-W6986D9EAC402142465B4BE8410@phx.gbl>
[not found] ` <SNT151-W939A3657D532DA8406405DE8410@phx.gbl>
2014-04-30 10:58 ` ARMv8: Allowing user space to perform cache-maintenance catalin.marinas at arm.com
2014-04-30 15:34 ` Rajan Srivastava
2014-04-30 15:38 ` Catalin Marinas
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).