From: mark.rutland@arm.com (Mark Rutland)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v5 4/7] ARM: l2c: Add support for overriding prefetch settings
Date: Wed, 24 Sep 2014 12:14:47 +0100 [thread overview]
Message-ID: <20140924111446.GE5729@leverpostej> (raw)
In-Reply-To: <1411556741-5810-5-git-send-email-m.szyprowski@samsung.com>
On Wed, Sep 24, 2014 at 12:05:38PM +0100, Marek Szyprowski wrote:
> From: Tomasz Figa <t.figa@samsung.com>
>
> Firmware on certain boards (e.g. ODROID-U3) can leave incorrect L2C prefetch
> settings configured in registers leading to crashes if L2C is enabled
> without overriding them. This patch introduces bindings to enable
> prefetch settings to be specified from DT and necessary support in the
> driver.
>
> Signed-off-by: Tomasz Figa <t.figa@samsung.com>
> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
> ---
> Documentation/devicetree/bindings/arm/l2cc.txt | 10 +++++++
> arch/arm/mm/cache-l2x0.c | 39 ++++++++++++++++++++++++++
> 2 files changed, 49 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/l2cc.txt b/Documentation/devicetree/bindings/arm/l2cc.txt
> index af527ee111c2..3443d2d76788 100644
> --- a/Documentation/devicetree/bindings/arm/l2cc.txt
> +++ b/Documentation/devicetree/bindings/arm/l2cc.txt
> @@ -47,6 +47,16 @@ Optional properties:
> - cache-id-part: cache id part number to be used if it is not present
> on hardware
> - wt-override: If present then L2 is forced to Write through mode
> +- arm,double-linefill : Override double linefill enable setting. Enable if
> + non-zero, disable if zero.
> +- arm,double-linefill-incr : Override double linefill on INCR read. Enable
> + if non-zero, disable if zero.
> +- arm,double-linefill-wrap : Override double linefill on WRAP read. Enable
> + if non-zero, disable if zero.
> +- arm,prefetch-drop : Override prefetch drop enable setting. Enable if non-zero,
> + disable if zero.
I'm not too keen on tristate properties. Is this level of flexibility
really required?
What exact overrides do you need for boards you know of? Why do these
cause crashes if not overridden?
Mark.
> +- arm,prefetch-offset : Override prefetch offset value. Valid values are
> + 0-7, 15, 23, and 31.
>
> Example:
>
> diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c
> index 84c6c55ab896..af90a6ff6b49 100644
> --- a/arch/arm/mm/cache-l2x0.c
> +++ b/arch/arm/mm/cache-l2x0.c
> @@ -1059,6 +1059,8 @@ static void __init l2c310_of_parse(const struct device_node *np,
> u32 data[3] = { 0, 0, 0 };
> u32 tag[3] = { 0, 0, 0 };
> u32 filter[2] = { 0, 0 };
> + u32 prefetch;
> + u32 val;
>
> of_property_read_u32_array(np, "arm,tag-latency", tag, ARRAY_SIZE(tag));
> if (tag[0] && tag[1] && tag[2])
> @@ -1083,6 +1085,43 @@ static void __init l2c310_of_parse(const struct device_node *np,
> l2x0_saved_regs.filter_start = (filter[0] & ~(SZ_1M - 1))
> | L310_ADDR_FILTER_EN;
> }
> +
> + prefetch = l2x0_saved_regs.prefetch_ctrl;
> +
> + if (!of_property_read_u32(np, "arm,double-linefill", &val)) {
> + if (val)
> + prefetch |= L310_PREFETCH_CTRL_DBL_LINEFILL;
> + else
> + prefetch &= ~L310_PREFETCH_CTRL_DBL_LINEFILL;
> + }
> +
> + if (!of_property_read_u32(np, "arm,double-linefill-incr", &val)) {
> + if (val)
> + prefetch |= L310_PREFETCH_CTRL_DBL_LINEFILL_INCR;
> + else
> + prefetch &= ~L310_PREFETCH_CTRL_DBL_LINEFILL_INCR;
> + }
> +
> + if (!of_property_read_u32(np, "arm,double-linefill-wrap", &val)) {
> + if (!val)
> + prefetch |= L310_PREFETCH_CTRL_DBL_LINEFILL_WRAP;
> + else
> + prefetch &= ~L310_PREFETCH_CTRL_DBL_LINEFILL_WRAP;
> + }
> +
> + if (!of_property_read_u32(np, "arm,prefetch-drop", &val)) {
> + if (val)
> + prefetch |= L310_PREFETCH_CTRL_PREFETCH_DROP;
> + else
> + prefetch &= ~L310_PREFETCH_CTRL_PREFETCH_DROP;
> + }
> +
> + if (!of_property_read_u32(np, "arm,prefetch-offset", &val)) {
> + prefetch &= ~L310_PREFETCH_CTRL_OFFSET_MASK;
> + prefetch |= val & L310_PREFETCH_CTRL_OFFSET_MASK;
> + }
> +
> + l2x0_saved_regs.prefetch_ctrl = prefetch;
> }
>
> static const struct l2c_init_data of_l2c310_data __initconst = {
> --
> 1.9.2
>
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
>
next prev parent reply other threads:[~2014-09-24 11:14 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-09-24 11:05 [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 1/7] ARM: l2c: Refactor the driver to use commit-like interface Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 2/7] ARM: l2c: Add interface to ask hypervisor to configure L2C Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 3/7] ARM: l2c: Get outer cache .write_sec callback from mach_desc only if not NULL Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 4/7] ARM: l2c: Add support for overriding prefetch settings Marek Szyprowski
2014-09-24 11:14 ` Mark Rutland [this message]
2014-09-24 11:19 ` Tomasz Figa
2014-09-24 12:10 ` Mark Rutland
2014-09-24 22:12 ` Russell King - ARM Linux
2014-09-24 11:05 ` [PATCH v5 5/7] ARM: EXYNOS: Add .write_sec outer cache callback for L2C-310 Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 6/7] ARM: EXYNOS: Add support for non-secure L2X0 resume Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 7/7] ARM: dts: exynos4: Add nodes for L2 cache controller Marek Szyprowski
2015-01-14 15:46 ` [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs Alexandre Belloni
2015-01-14 16:21 ` Russell King - ARM Linux
2015-01-14 16:49 ` Alexandre Belloni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20140924111446.GE5729@leverpostej \
--to=mark.rutland@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).