* [PATCH v3 1/2] clk: sunxi: Add sun8i MBUS clock support
2014-09-16 10:04 [PATCH v3 0/2] clk: sun8i: Add MBUS support Chen-Yu Tsai
@ 2014-09-16 10:04 ` Chen-Yu Tsai
2014-09-27 7:06 ` Maxime Ripard
2014-09-16 10:04 ` [PATCH v3 2/2] ARM: dts: sun8i: Add PLL6 and MBUS clock nodes Chen-Yu Tsai
` (2 subsequent siblings)
3 siblings, 1 reply; 6+ messages in thread
From: Chen-Yu Tsai @ 2014-09-16 10:04 UTC (permalink / raw)
To: linux-arm-kernel
The MBUS clock on sun8i is slightly different from the old mod0 clocks.
The divider is 3 bits wider, while also needing a divider table for the
higher 4 values, which all set the same divider.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---
Documentation/devicetree/bindings/clock/sunxi.txt | 1 +
drivers/clk/sunxi/Makefile | 1 +
drivers/clk/sunxi/clk-sun8i-mbus.c | 78 +++++++++++++++++++++++
3 files changed, 80 insertions(+)
create mode 100644 drivers/clk/sunxi/clk-sun8i-mbus.c
diff --git a/Documentation/devicetree/bindings/clock/sunxi.txt b/Documentation/devicetree/bindings/clock/sunxi.txt
index 425b109..fb3b7aa 100644
--- a/Documentation/devicetree/bindings/clock/sunxi.txt
+++ b/Documentation/devicetree/bindings/clock/sunxi.txt
@@ -50,6 +50,7 @@ Required properties:
"allwinner,sun4i-a10-mmc-output-clk" - for the MMC output clock on A10
"allwinner,sun4i-a10-mmc-sample-clk" - for the MMC sample clock on A10
"allwinner,sun4i-a10-mod0-clk" - for the module 0 family of clocks
+ "allwinner,sun8i-a23-mbus-clk" - for the MBUS clock on A23
"allwinner,sun7i-a20-out-clk" - for the external output clocks
"allwinner,sun7i-a20-gmac-clk" - for the GMAC clock module on A20/A31
"allwinner,sun4i-a10-usb-clk" - for usb gates + resets on A10 / A20
diff --git a/drivers/clk/sunxi/Makefile b/drivers/clk/sunxi/Makefile
index 833f086..7ddc2b5 100644
--- a/drivers/clk/sunxi/Makefile
+++ b/drivers/clk/sunxi/Makefile
@@ -6,6 +6,7 @@ obj-y += clk-sunxi.o clk-factors.o
obj-y += clk-a10-hosc.o
obj-y += clk-a20-gmac.o
obj-y += clk-mod0.o
+obj-y += clk-sun8i-mbus.o
obj-$(CONFIG_MFD_SUN6I_PRCM) += \
clk-sun6i-ar100.o clk-sun6i-apb0.o clk-sun6i-apb0-gates.o \
diff --git a/drivers/clk/sunxi/clk-sun8i-mbus.c b/drivers/clk/sunxi/clk-sun8i-mbus.c
new file mode 100644
index 0000000..8e49b44
--- /dev/null
+++ b/drivers/clk/sunxi/clk-sun8i-mbus.c
@@ -0,0 +1,78 @@
+/*
+ * Copyright 2014 Chen-Yu Tsai
+ *
+ * Chen-Yu Tsai <wens@csie.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <linux/clk-provider.h>
+#include <linux/clkdev.h>
+#include <linux/of_address.h>
+
+#include "clk-factors.h"
+
+/**
+ * sun8i_a23_get_mbus_factors() - calculates m factor for MBUS clocks
+ * MBUS rate is calculated as follows
+ * rate = parent_rate / (m + 1);
+ */
+
+static void sun8i_a23_get_mbus_factors(u32 *freq, u32 parent_rate,
+ u8 *n, u8 *k, u8 *m, u8 *p)
+{
+ u8 div;
+
+ /*
+ * These clocks can only divide, so we will never be able to
+ * achieve frequencies higher than the parent frequency
+ */
+ if (*freq > parent_rate)
+ *freq = parent_rate;
+
+ div = DIV_ROUND_UP(parent_rate, *freq);
+
+ if (div > 8)
+ div = 8;
+
+ *freq = parent_rate / div;
+
+ /* we were called to round the frequency, we can now return */
+ if (m == NULL)
+ return;
+
+ *m = div - 1;
+}
+
+static struct clk_factors_config sun8i_a23_mbus_config = {
+ .mshift = 0,
+ .mwidth = 3,
+};
+
+static const struct factors_data sun8i_a23_mbus_data __initconst = {
+ .enable = 31,
+ .mux = 24,
+ .table = &sun8i_a23_mbus_config,
+ .getter = sun8i_a23_get_mbus_factors,
+};
+
+static DEFINE_SPINLOCK(sun8i_a23_mbus_lock);
+
+static void __init sun8i_a23_mbus_setup(struct device_node *node)
+{
+ struct clk *mbus = sunxi_factors_register(node, &sun8i_a23_mbus_data,
+ &sun8i_a23_mbus_lock);
+
+ /* The MBUS clocks needs to be always enabled */
+ __clk_get(mbus);
+ clk_prepare_enable(mbus);
+}
+CLK_OF_DECLARE(sun8i_a23_mbus, "allwinner,sun8i-a23-mbus-clk", sun8i_a23_mbus_setup);
--
2.1.0
^ permalink raw reply related [flat|nested] 6+ messages in thread* [PATCH v3 2/2] ARM: dts: sun8i: Add PLL6 and MBUS clock nodes
2014-09-16 10:04 [PATCH v3 0/2] clk: sun8i: Add MBUS support Chen-Yu Tsai
2014-09-16 10:04 ` [PATCH v3 1/2] clk: sunxi: Add sun8i MBUS clock support Chen-Yu Tsai
@ 2014-09-16 10:04 ` Chen-Yu Tsai
2014-09-17 15:48 ` [PATCH v3 0/2] clk: sun8i: Add MBUS support Maxime Ripard
2014-09-27 7:10 ` Maxime Ripard
3 siblings, 0 replies; 6+ messages in thread
From: Chen-Yu Tsai @ 2014-09-16 10:04 UTC (permalink / raw)
To: linux-arm-kernel
Now that the clock driver supports PLL6 and MBUS on sun8i correctly,
add the corresponding clock nodes to the dtsi.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---
arch/arm/boot/dts/sun8i-a23.dtsi | 29 +++++++++++++++++++++++++++--
1 file changed, 27 insertions(+), 2 deletions(-)
diff --git a/arch/arm/boot/dts/sun8i-a23.dtsi b/arch/arm/boot/dts/sun8i-a23.dtsi
index fc0d023..c32091e 100644
--- a/arch/arm/boot/dts/sun8i-a23.dtsi
+++ b/arch/arm/boot/dts/sun8i-a23.dtsi
@@ -74,13 +74,30 @@
};
/* dummy clock until actually implemented */
- pll6: pll6_clk {
+ pll5: pll5_clk {
#clock-cells = <0>;
compatible = "fixed-clock";
- clock-frequency = <600000000>;
+ clock-frequency = <0>;
+ clock-output-names = "pll5";
+ };
+
+ pll6: clk at 01c20028 {
+ #clock-cells = <0>;
+ compatible = "allwinner,sun6i-a31-pll6-clk";
+ reg = <0x01c20028 0x4>;
+ clocks = <&osc24M>;
clock-output-names = "pll6";
};
+ pll6x2: pll6x2_clk {
+ #clock-cells = <0>;
+ compatible = "fixed-factor-clock";
+ clock-div = <1>;
+ clock-mult = <2>;
+ clocks = <&pll6>;
+ clock-output-names = "pll6x2";
+ };
+
cpu: cpu_clk at 01c20050 {
#clock-cells = <0>;
compatible = "allwinner,sun4i-a10-cpu-clk";
@@ -243,6 +260,14 @@
clocks = <&mmc2_clk>;
clock-output-names = "mmc2_sample";
};
+
+ mbus_clk: clk at 01c2015c {
+ #clock-cells = <0>;
+ compatible = "allwinner,sun8i-a23-mbus-clk";
+ reg = <0x01c2015c 0x4>;
+ clocks = <&osc24M>, <&pll6x2>, <&pll5>;
+ clock-output-names = "mbus";
+ };
};
soc at 01c00000 {
--
2.1.0
^ permalink raw reply related [flat|nested] 6+ messages in thread* [PATCH v3 0/2] clk: sun8i: Add MBUS support
2014-09-16 10:04 [PATCH v3 0/2] clk: sun8i: Add MBUS support Chen-Yu Tsai
2014-09-16 10:04 ` [PATCH v3 1/2] clk: sunxi: Add sun8i MBUS clock support Chen-Yu Tsai
2014-09-16 10:04 ` [PATCH v3 2/2] ARM: dts: sun8i: Add PLL6 and MBUS clock nodes Chen-Yu Tsai
@ 2014-09-17 15:48 ` Maxime Ripard
2014-09-27 7:10 ` Maxime Ripard
3 siblings, 0 replies; 6+ messages in thread
From: Maxime Ripard @ 2014-09-17 15:48 UTC (permalink / raw)
To: linux-arm-kernel
On Tue, Sep 16, 2014 at 06:04:00PM +0800, Chen-Yu Tsai wrote:
> Hi,
>
> This is v3 of my sun8i MBUS clock series.
>
> This series depends on Maxime's "clk: sunxi: Improve MMC clocks support"
> series, specifically the patches that change the factor clocks and move
> out mod0 and mbus. Ideally this series should also be merged after my
> "clk: sun6i: Unify AHB1 clock and fix rate calculation" for the PLL6
> corrections, but I don't think it would cause any issues if it didn't.
>
> Patch 1 adds the sun8i specific MBUS clock driver.
>
> Patch 2 adds proper PLL6 and MBUS clock nodes to the DT, with a dummy
> PLL5 clock node as a parent to MBUS.
Both patches look fine to me. It can't be merged without the MMC
clocks series though, and we're waiting for Mike there.
Thanks!
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20140917/99540451/attachment-0001.sig>
^ permalink raw reply [flat|nested] 6+ messages in thread
* [PATCH v3 0/2] clk: sun8i: Add MBUS support
2014-09-16 10:04 [PATCH v3 0/2] clk: sun8i: Add MBUS support Chen-Yu Tsai
` (2 preceding siblings ...)
2014-09-17 15:48 ` [PATCH v3 0/2] clk: sun8i: Add MBUS support Maxime Ripard
@ 2014-09-27 7:10 ` Maxime Ripard
3 siblings, 0 replies; 6+ messages in thread
From: Maxime Ripard @ 2014-09-27 7:10 UTC (permalink / raw)
To: linux-arm-kernel
Hi Chen-Yu,
On Tue, Sep 16, 2014 at 06:04:00PM +0800, Chen-Yu Tsai wrote:
> Hi,
>
> This is v3 of my sun8i MBUS clock series.
>
> This series depends on Maxime's "clk: sunxi: Improve MMC clocks support"
> series, specifically the patches that change the factor clocks and move
> out mod0 and mbus. Ideally this series should also be merged after my
> "clk: sun6i: Unify AHB1 clock and fix rate calculation" for the PLL6
> corrections, but I don't think it would cause any issues if it didn't.
I'll hold off the second patch, since we're still in discussion for
the PLL6 part. And since we're very close to the merge window opening,
it would have been merged for 3.19 anyway, and we still have plenty of
time.
Thanks!
Maxime
--
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20140927/a4f6d458/attachment-0001.sig>
^ permalink raw reply [flat|nested] 6+ messages in thread