From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv3 5/5] arm64: Trace emulation of AArch32 legacy instructions
Date: Mon, 10 Nov 2014 18:27:14 +0000 [thread overview]
Message-ID: <20141110182714.GS23942@arm.com> (raw)
In-Reply-To: <1414435207-30240-7-git-send-email-punit.agrawal@arm.com>
On Mon, Oct 27, 2014 at 06:40:07PM +0000, Punit Agrawal wrote:
> Introduce an event to trace the usage of emulated instructions. The
> trace event is intended to help identify and encourage the migration
> of legacy software using the emulation features.
>
> Use this event to trace usage of swp and CP15 barrier emulation.
>
> Cc: Steven Rostedt <rostedt@goodmis.org>
> Signed-off-by: Punit Agrawal <punit.agrawal@arm.com>
> ---
> arch/arm64/kernel/Makefile | 1 +
> arch/arm64/kernel/armv8_deprecated.c | 19 ++++++++++++--
> arch/arm64/kernel/trace-events-emulation.h | 40 ++++++++++++++++++++++++++++++
> 3 files changed, 58 insertions(+), 2 deletions(-)
> create mode 100644 arch/arm64/kernel/trace-events-emulation.h
>
> diff --git a/arch/arm64/kernel/Makefile b/arch/arm64/kernel/Makefile
> index 5362578..1fc7abd 100644
> --- a/arch/arm64/kernel/Makefile
> +++ b/arch/arm64/kernel/Makefile
> @@ -5,6 +5,7 @@
> CPPFLAGS_vmlinux.lds := -DTEXT_OFFSET=$(TEXT_OFFSET)
> AFLAGS_head.o := -DTEXT_OFFSET=$(TEXT_OFFSET)
> CFLAGS_efi-stub.o := -DTEXT_OFFSET=$(TEXT_OFFSET)
> +CFLAGS_armv8_deprecated.o := -I$(src)
>
> CFLAGS_REMOVE_ftrace.o = -pg
> CFLAGS_REMOVE_insn.o = -pg
> diff --git a/arch/arm64/kernel/armv8_deprecated.c b/arch/arm64/kernel/armv8_deprecated.c
> index fded15f..d376fe2 100644
> --- a/arch/arm64/kernel/armv8_deprecated.c
> +++ b/arch/arm64/kernel/armv8_deprecated.c
> @@ -15,6 +15,9 @@
> #include <linux/slab.h>
> #include <linux/sysctl.h>
>
> +#define CREATE_TRACE_POINTS
> +#include "trace-events-emulation.h"
> +
> #include <asm/insn.h>
> #include <asm/opcodes.h>
> #include <asm/system_misc.h>
> @@ -203,6 +206,11 @@ static int swp_handler(struct pt_regs *regs, u32 instr)
> regs->user_regs.regs[destreg] = data;
>
> ret:
> + if (type == TYPE_SWPB)
> + trace_instruction_emulation("swpb", regs->pc);
> + else
> + trace_instruction_emulation("swp", regs->pc);
> +
> pr_warn_ratelimited("\"%s\" (%ld) uses obsolete SWP{B} instruction at 0x%llx\n",
> current->comm, (unsigned long)current->pid, regs->pc);
>
> @@ -260,16 +268,23 @@ static int cp15barrier_handler(struct pt_regs *regs, u32 instr)
> * dmb - mcr p15, 0, Rt, c7, c10, 5
> * dsb - mcr p15, 0, Rt, c7, c10, 4
> */
> - if (aarch32_insn_mcr_extract_opc2(instr) == 5)
> + if (aarch32_insn_mcr_extract_opc2(instr) == 5) {
> dmb(sy);
> - else
> + trace_instruction_emulation(
> + "mcr p15, 0, Rt, c7, c10, 5", regs->pc);
> + } else {
> dsb(sy);
> + trace_instruction_emulation(
> + "mcr p15, 0, Rt, c7, c10, 4", regs->pc);
> + }
> break;
> case 5:
> /*
> * isb - mcr p15, 0, Rt, c7, c5, 4
> */
> isb();
> + trace_instruction_emulation(
> + "mcr p15, 0, Rt, c7, c5, 4", regs->pc);
Any chance you can put the barrier name in here too please? Maybe as an asm
comment, e.g.:
"mcr p15, 0, Rt, c7, c5, 4 ; isb"
Will
next prev parent reply other threads:[~2014-11-10 18:27 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-10-27 18:40 [PATCHv3 0/5] Legacy instruction emulation for arm64 Punit Agrawal
2014-10-27 18:40 ` [PATCHv3 1/5] arm64: Add support for hooks to handle undefined instructions Punit Agrawal
2014-11-05 11:27 ` Catalin Marinas
2014-11-06 12:20 ` Punit Agrawal
2014-10-27 18:40 ` Punit Agrawal
2014-10-29 14:26 ` Punit Agrawal
2014-10-27 18:40 ` [PATCHv3 2/5] arm64: Add AArch32 instruction set condition code checks Punit Agrawal
2014-10-29 15:21 ` Russell King - ARM Linux
2014-10-29 16:54 ` Punit Agrawal
2014-11-05 16:14 ` Catalin Marinas
2014-11-05 16:19 ` Will Deacon
2014-11-05 11:28 ` Catalin Marinas
2014-10-27 18:40 ` [PATCHv3 3/5] arm64: Port SWP/SWPB emulation support from arm Punit Agrawal
2014-11-05 11:47 ` Catalin Marinas
2014-11-07 18:15 ` Punit Agrawal
2014-10-27 18:40 ` [PATCHv3 4/5] arm64: Emulate CP15 Barrier instructions Punit Agrawal
2014-11-05 13:05 ` Catalin Marinas
2014-11-07 16:07 ` Punit Agrawal
2014-11-13 10:34 ` Catalin Marinas
2014-11-05 14:51 ` Catalin Marinas
2014-11-07 13:03 ` Punit Agrawal
2014-10-27 18:40 ` [PATCHv3 5/5] arm64: Trace emulation of AArch32 legacy instructions Punit Agrawal
2014-11-05 14:46 ` Catalin Marinas
2014-11-05 15:05 ` Steven Rostedt
2014-11-05 15:52 ` Catalin Marinas
2014-11-10 18:27 ` Will Deacon [this message]
2014-11-12 11:31 ` Punit Agrawal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20141110182714.GS23942@arm.com \
--to=will.deacon@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).