From: alexandre.belloni@free-electrons.com (Alexandre Belloni)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs
Date: Wed, 14 Jan 2015 17:49:49 +0100 [thread overview]
Message-ID: <20150114164949.GM3843@piout.net> (raw)
In-Reply-To: <20150114162150.GQ11502@n2100.arm.linux.org.uk>
Hi,
On 14/01/2015 at 16:21:50 +0000, Russell King - ARM Linux wrote :
> On Wed, Jan 14, 2015 at 04:46:03PM +0100, Alexandre Belloni wrote:
> > Hi,
> >
> > This patch set hasn't moved since while. We actually need patch 4 to
> > properly configure prefetch on sama5d4. What would be needed to come to
> > an agreement ?
>
> What do you mean "hasn't moved since a while" - there has been movement.
> It was discovered that it breaks OMAP4 platforms.
>
> Since then, work has been done to resolve that breakage, and I've merged
> the recent patch set into my tree for further regression testing, and
> I'm going to push it out to linux-next later this week.
>
Indeed, my searching skills are not great. I was actually looking for
mails from Tomasz but he is not taking care of it now...
Thanks for the info!
--
Alexandre Belloni, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
prev parent reply other threads:[~2015-01-14 16:49 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-09-24 11:05 [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 1/7] ARM: l2c: Refactor the driver to use commit-like interface Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 2/7] ARM: l2c: Add interface to ask hypervisor to configure L2C Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 3/7] ARM: l2c: Get outer cache .write_sec callback from mach_desc only if not NULL Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 4/7] ARM: l2c: Add support for overriding prefetch settings Marek Szyprowski
2014-09-24 11:14 ` Mark Rutland
2014-09-24 11:19 ` Tomasz Figa
2014-09-24 12:10 ` Mark Rutland
2014-09-24 22:12 ` Russell King - ARM Linux
2014-09-24 11:05 ` [PATCH v5 5/7] ARM: EXYNOS: Add .write_sec outer cache callback for L2C-310 Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 6/7] ARM: EXYNOS: Add support for non-secure L2X0 resume Marek Szyprowski
2014-09-24 11:05 ` [PATCH v5 7/7] ARM: dts: exynos4: Add nodes for L2 cache controller Marek Szyprowski
2015-01-14 15:46 ` [PATCH v5 0/7] Enable L2 cache support on Exynos4210/4x12 SoCs Alexandre Belloni
2015-01-14 16:21 ` Russell King - ARM Linux
2015-01-14 16:49 ` Alexandre Belloni [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150114164949.GM3843@piout.net \
--to=alexandre.belloni@free-electrons.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).