From: mark.rutland@arm.com (Mark Rutland)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 5/5] ARM: dts: Alpine platform devicetree
Date: Mon, 2 Feb 2015 13:40:51 +0000 [thread overview]
Message-ID: <20150202134051.GB21175@leverpostej> (raw)
In-Reply-To: <54cf5d8c.sl7aclyeuuh66jXt%tsahee@annapurnalabs.com>
On Mon, Feb 02, 2015 at 11:20:44AM +0000, Tsahee Zidenberg wrote:
> This patch introduces devicetree for the Alpine platform, and
> for a development board based on the same platform.
>
> Signed-off-by: Barak Wasserstrom <barak@annapurnalabs.com>
> Signed-off-by: Tsahee Zidenberg <tsahee@annapurnalabs.com>
> ---
> arch/arm/boot/dts/Makefile | 4 ++
> arch/arm/boot/dts/alpine-db.dts | 35 ++++++++++
> arch/arm/boot/dts/alpine.dtsi | 141 ++++++++++++++++++++++++++++++++++++++++
> 3 files changed, 180 insertions(+)
> create mode 100644 arch/arm/boot/dts/alpine-db.dts
> create mode 100644 arch/arm/boot/dts/alpine.dtsi
[...]
> + soc {
> + #address-cells = <2>;
> + #size-cells = <2>;
> + compatible = "simple-bus";
> + interrupt-parent = <&gic>;
> + ranges;
> +
> + arch-timer {
> + compatible = "arm,cortex-a15-timer",
> + "arm,armv7-timer";
> + interrupts =
> + <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
> + <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
> + <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
> + <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
> + clock-frequency = <0>; /* Filled by loader */
Your loader doesn't configure CNTFRQ?
> + };
> +
> + /* Interrupt Controller */
> + gic: gic at fb001000 {
> + compatible = "arm,cortex-a15-gic";
> + #interrupt-cells = <3>;
> + #size-cells = <0>;
> + #address-cells = <0>;
> + interrupt-controller;
> + reg = <0x0 0xfb001000 0x0 0x1000>,
> + <0x0 0xfb002000 0x0 0x2000>,
> + <0x0 0xfb004000 0x0 0x1000>,
> + <0x0 0xfb006000 0x0 0x2000>;
> + interrupts =
> + <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
> + };
> +
> + /* CPU Resume registers */
> + cpu-resume at fbff5ec0 {
> + compatible = "al,alpine-cpu-resume";
> + reg = <0x0 0xfbff5ec0 0x0 0x30>;
> + };
> +
> + /* North Bridge Service Registers */
> + sysfabric-service at fb070000 {
> + compatible = "al,alpine-sysfabric-service", "syscon", "simple-bus";
> + reg = <0x0 0xfb070000 0x0 0x10000>;
> + };
That compatible list makes no sense whatsoever.
Why is "simple-bus" on the end?
Mark.
next prev parent reply other threads:[~2015-02-02 13:40 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-02-02 11:20 [PATCH v3 5/5] ARM: dts: Alpine platform devicetree Tsahee Zidenberg
2015-02-02 13:40 ` Mark Rutland [this message]
2015-02-02 15:27 ` Tsahee Zidenberg
2015-02-02 15:41 ` Mark Rutland
2015-02-02 16:04 ` Tsahee Zidenberg
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150202134051.GB21175@leverpostej \
--to=mark.rutland@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox