From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4 10/10] arm: use new irqchip parameter to create different vGIC types
Date: Tue, 30 Jun 2015 17:13:47 +0100 [thread overview]
Message-ID: <20150630161347.GS27725@arm.com> (raw)
In-Reply-To: <1435324578-21832-11-git-send-email-andre.przywara@arm.com>
On Fri, Jun 26, 2015 at 02:16:18PM +0100, Andre Przywara wrote:
> Currently we unconditionally create a virtual GICv2 in the guest.
> Add a --irqchip= parameter to let the user specify a different GIC
> type for the guest, when omitting this parameter it still defaults to
> --irqchip=gicv2.
> For now the only other supported type is --irqchip=gicv3
>
> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
> ---
> arm/aarch64/arm-cpu.c | 2 +-
> arm/gic.c | 17 +++++++++++++++++
> arm/include/arm-common/kvm-config-arch.h | 9 ++++++++-
> arm/kvm.c | 2 +-
> 4 files changed, 27 insertions(+), 3 deletions(-)
>
> diff --git a/arm/aarch64/arm-cpu.c b/arm/aarch64/arm-cpu.c
> index f702b9e..3dc8ea3 100644
> --- a/arm/aarch64/arm-cpu.c
> +++ b/arm/aarch64/arm-cpu.c
> @@ -12,7 +12,7 @@
> static void generate_fdt_nodes(void *fdt, struct kvm *kvm, u32 gic_phandle)
> {
> int timer_interrupts[4] = {13, 14, 11, 10};
> - gic__generate_fdt_nodes(fdt, gic_phandle, IRQCHIP_GICV2);
> + gic__generate_fdt_nodes(fdt, gic_phandle, kvm->cfg.arch.irqchip);
> timer__generate_fdt_nodes(fdt, kvm, timer_interrupts);
> }
>
> diff --git a/arm/gic.c b/arm/gic.c
> index efe4b42..ff56de7 100644
> --- a/arm/gic.c
> +++ b/arm/gic.c
> @@ -22,6 +22,23 @@ static int gic_fd = -1;
> static u64 gic_redists_base;
> static u64 gic_redists_size;
>
> +int irqchip_parser(const struct option *opt, const char *arg, int unset)
> +{
> + enum irqchip_type *type = opt->value;
> +
> + *type = IRQCHIP_GICV2;
Pointless assignment?
> + if (!strcmp(arg, "gicv2")) {
> + *type = IRQCHIP_GICV2;
> + } else if (!strcmp(arg, "gicv3")) {
> + *type = IRQCHIP_GICV3;
> + } else {
> + fprintf(stderr, "irqchip: unknown type \"%s\"\n", arg);
> + return -1;
> + }
> +
> + return 0;
> +}
> +
> static int gic__create_device(struct kvm *kvm, enum irqchip_type type)
> {
> int err;
> diff --git a/arm/include/arm-common/kvm-config-arch.h b/arm/include/arm-common/kvm-config-arch.h
> index a8ebd94..9529881 100644
> --- a/arm/include/arm-common/kvm-config-arch.h
> +++ b/arm/include/arm-common/kvm-config-arch.h
> @@ -8,8 +8,11 @@ struct kvm_config_arch {
> unsigned int force_cntfrq;
> bool virtio_trans_pci;
> bool aarch32_guest;
> + enum irqchip_type irqchip;
> };
>
> +int irqchip_parser(const struct option *opt, const char *arg, int unset);
> +
> #define OPT_ARCH_RUN(pfx, cfg) \
> pfx, \
> ARM_OPT_ARCH_RUN(cfg) \
> @@ -21,6 +24,10 @@ struct kvm_config_arch {
> "updated to program CNTFRQ correctly*"), \
> OPT_BOOLEAN('\0', "force-pci", &(cfg)->virtio_trans_pci, \
> "Force virtio devices to use PCI as their default " \
> - "transport"),
> + "transport"), \
> + OPT_CALLBACK('\0', "irqchip", &(cfg)->irqchip, \
> + "[gicv2|gicv3]", \
> + "type of interrupt controller to emulate in the guest", \
> + irqchip_parser, NULL),
What happens if I don't pass this option at all?
Will
next prev parent reply other threads:[~2015-06-30 16:13 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-06-26 13:16 [PATCH v4 00/10] kvmtool: arm64: GICv3 guest support Andre Przywara
2015-06-26 13:16 ` [PATCH v4 01/10] AArch64: Reserve two 64k pages for GIC CPU interface Andre Przywara
2015-06-26 13:16 ` [PATCH v4 02/10] AArch{32, 64}: use KVM_CREATE_DEVICE & co to instanciate the GIC Andre Przywara
2015-06-26 13:16 ` [PATCH v4 03/10] irq: add irq__get_nr_allocated_lines Andre Przywara
2015-06-26 13:16 ` [PATCH v4 04/10] AArch{32, 64}: dynamically configure the number of GIC interrupts Andre Przywara
2015-06-26 13:16 ` [PATCH v4 05/10] arm: finish VGIC initialisation explicitly Andre Przywara
2015-06-26 13:16 ` [PATCH v4 06/10] arm: simplify MMIO dispatching Andre Przywara
2015-06-26 13:16 ` [PATCH v4 07/10] limit number of VCPUs on demand Andre Przywara
2015-06-30 16:09 ` Will Deacon
2015-06-30 16:27 ` Andre Przywara
2015-06-26 13:16 ` [PATCH v4 08/10] arm: prepare for instantiating different IRQ chip devices Andre Przywara
2015-06-26 13:16 ` [PATCH v4 09/10] arm: add support for supplying GICv3 redistributor addresses Andre Przywara
2015-06-26 13:16 ` [PATCH v4 10/10] arm: use new irqchip parameter to create different vGIC types Andre Przywara
2015-06-30 16:13 ` Will Deacon [this message]
2015-06-30 16:50 ` Andre Przywara
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150630161347.GS27725@arm.com \
--to=will.deacon@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).