From: helgaas@kernel.org (Bjorn Helgaas)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v5 0/5] Qualcomm PCIe driver and designware fixes
Date: Tue, 5 Jan 2016 15:42:06 -0600 [thread overview]
Message-ID: <20160105214206.GA23814@localhost> (raw)
In-Reply-To: <1450442339-18765-1-git-send-email-stanimir.varbanov@linaro.org>
On Fri, Dec 18, 2015 at 02:38:54PM +0200, Stanimir Varbanov wrote:
> Hi,
>
> I'm sending v5 with following changes:
> - in 1/5 - replace wmb() call with PCIE_ATU_CR2 register read.
> - in 3/5 - addressed comments from Born Helgaas about usage of a
> standard PCI capabilities register names and rename link training
> function to the way that other Designware based drivers use.
> - in 5/5 - addressed a comment from Bjorn Andersson about regulator
> label duplication.
>
> Comments are welcome!
>
> The previous v4 of the patch set can be found at [1].
>
> regards,
> Stan
>
> [1] https://lkml.org/lkml/2015/12/3/370
>
> Stanimir Varbanov (5):
> PCI: designware: ensure ATU is enabled before IO/conf space accesses
> DT: PCI: qcom: Document PCIe devicetree bindings
> PCI: qcom: Add Qualcomm PCIe controller driver
> ARM: dts: apq8064: add pcie devicetree node
> ARM: dts: ifc6410: enable pcie dt node for this board
>
> .../devicetree/bindings/pci/qcom,pcie.txt | 233 ++++++++
> MAINTAINERS | 7 +
> arch/arm/boot/dts/qcom-apq8064-ifc6410.dts | 26 +
> arch/arm/boot/dts/qcom-apq8064.dtsi | 36 ++
> drivers/pci/host/Kconfig | 10 +
> drivers/pci/host/Makefile | 1 +
> drivers/pci/host/pcie-designware.c | 7 +
> drivers/pci/host/pcie-qcom.c | 617 ++++++++++++++++++++
> 8 files changed, 937 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pci/qcom,pcie.txt
> create mode 100644 drivers/pci/host/pcie-qcom.c
Applied to pci/host-qcom for v4.5, with Pratyush's ack on the first patch.
Thanks!
prev parent reply other threads:[~2016-01-05 21:42 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-12-18 12:38 [PATCH v5 0/5] Qualcomm PCIe driver and designware fixes Stanimir Varbanov
2015-12-18 12:38 ` [PATCH v5 1/5] PCI: designware: ensure ATU is enabled before IO/conf space accesses Stanimir Varbanov
2015-12-18 14:41 ` Pratyush Anand
2016-01-04 14:31 ` Stanimir Varbanov
2016-01-06 18:20 ` Bjorn Helgaas
2016-01-07 6:33 ` Jisheng Zhang
2015-12-18 12:38 ` [PATCH v5 2/5] DT: PCI: qcom: Document PCIe devicetree bindings Stanimir Varbanov
2015-12-18 12:38 ` [PATCH v5 3/5] PCI: qcom: Add Qualcomm PCIe controller driver Stanimir Varbanov
2015-12-18 13:44 ` kbuild test robot
2015-12-20 23:10 ` Bjorn Andersson
2015-12-21 23:04 ` Arnd Bergmann
2015-12-18 13:44 ` [PATCH] PCI: qcom: fix ptr_ret.cocci warnings kbuild test robot
2015-12-18 12:38 ` [PATCH v5 4/5] ARM: dts: apq8064: add pcie devicetree node Stanimir Varbanov
2015-12-18 12:38 ` [PATCH v5 5/5] ARM: dts: ifc6410: enable pcie dt node for this board Stanimir Varbanov
2016-01-05 21:42 ` Bjorn Helgaas [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160105214206.GA23814@localhost \
--to=helgaas@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).