linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: s.hauer@pengutronix.de (Sascha Hauer)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] clk: mediatek: Allow changing PLL rate when it is off
Date: Fri, 8 Jan 2016 10:15:10 +0100	[thread overview]
Message-ID: <20160108091510.GC13058@pengutronix.de> (raw)
In-Reply-To: <1452240997-35316-1-git-send-email-jamesjj.liao@mediatek.com>

Hi James,

On Fri, Jan 08, 2016 at 04:16:37PM +0800, James Liao wrote:
> Some modules may need to change its clock rate before turn on it.
> So changing PLL's rate when it is off should be allowed.
> This patch removes PLL enabled check before set rate, so that
> PLLs can set new frequency even if they are off.

This sounds like the software refused to change the rate on disabled
PLLs, but this is not the case.

> 
> Signed-off-by: James Liao <jamesjj.liao@mediatek.com>
> ---
>  drivers/clk/mediatek/clk-pll.c | 9 ++-------
>  1 file changed, 2 insertions(+), 7 deletions(-)
> 
> diff --git a/drivers/clk/mediatek/clk-pll.c b/drivers/clk/mediatek/clk-pll.c
> index 966cab1..8e31fae 100644
> --- a/drivers/clk/mediatek/clk-pll.c
> +++ b/drivers/clk/mediatek/clk-pll.c
> @@ -91,9 +91,6 @@ static void mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw,
>  		int postdiv)
>  {
>  	u32 con1, val;
> -	int pll_en;
> -
> -	pll_en = readl(pll->base_addr + REG_CON0) & CON0_BASE_EN;
>  
>  	/* set postdiv */
>  	val = readl(pll->pd_addr);
> @@ -114,15 +111,13 @@ static void mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw,
>  
>  	con1 = readl(pll->base_addr + REG_CON1);
>  
> -	if (pll_en)
> -		con1 |= CON0_PCW_CHG;
> +	con1 |= CON0_PCW_CHG;

This bit is described as "Feedback divide ratio update". To me this
sounds like we have to inform the hardware that the PLL registers have
been updated. The current code only sets this bit when the PLL is
enabled which sounds sane to me.

>  
>  	writel(con1, pll->base_addr + REG_CON1);
>  	if (pll->tuner_addr)
>  		writel(con1 + 1, pll->tuner_addr);
>  
> -	if (pll_en)
> -		udelay(20);
> +	udelay(20);

We seem to have to wait here until the PLL is really running at the new
frequency. Normally we don't have to do this when the PLL is disabled.

I'm sure this patch solves a real problem, from looking at it it's just
not clear to me what the problem is. Could you clarify this a bit?

Sascha


-- 
Pengutronix e.K.                           |                             |
Industrial Linux Solutions                 | http://www.pengutronix.de/  |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0    |
Amtsgericht Hildesheim, HRA 2686           | Fax:   +49-5121-206917-5555 |

  reply	other threads:[~2016-01-08  9:15 UTC|newest]

Thread overview: 5+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-01-08  8:16 [PATCH] clk: mediatek: Allow changing PLL rate when it is off James Liao
2016-01-08  9:15 ` Sascha Hauer [this message]
2016-01-08  9:48   ` James Liao
2016-01-08 11:21     ` Sascha Hauer
2016-01-11  1:39       ` James Liao

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20160108091510.GC13058@pengutronix.de \
    --to=s.hauer@pengutronix.de \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).