From: robh@kernel.org (Rob Herring)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv3 6/9] Documentation: dt: socfpga: Add Altera Arria10 L2 cache binding
Date: Wed, 23 Mar 2016 09:24:00 -0500 [thread overview]
Message-ID: <20160323142400.GA23997@rob-hp-laptop> (raw)
In-Reply-To: <1458576106-24505-7-git-send-email-tthayer@opensource.altera.com>
On Mon, Mar 21, 2016 at 11:01:43AM -0500, tthayer at opensource.altera.com wrote:
> From: Thor Thayer <tthayer@opensource.altera.com>
>
> Add the device tree bindings needed to support the Altera L2
> cache on the Arria10 chip. Since all the peripherals share
> IRQs, the IRQ fields are now in the ecc_manager.
>
> Signed-off-by: Thor Thayer <tthayer@opensource.altera.com>
> ---
> v2 Correct spelling of Arria10 in patch title.
> v3 Major restructuring change for ecc_manager to include IRQs
> ---
> .../bindings/arm/altera/socfpga-eccmgr.txt | 40 ++++++++++++++++++++
> 1 file changed, 40 insertions(+)
Acked-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2016-03-23 14:24 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-21 16:01 Series adding Arria10 L2 Cache EDAC tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 1/9] EDAC: Altera L2 Kconfig change from select to depends upon tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 2/9] EDAC, altera: Move Device structs and defines to header file tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 3/9] EDAC, altera: Remove platform device from check_deps() tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 4/9] EDAC, altera: Abstract ECC Enable Mask in check_deps() tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 5/9] EDAC, altera: Add register offset for ECC Error Inject tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 6/9] Documentation: dt: socfpga: Add Altera Arria10 L2 cache binding tthayer at opensource.altera.com
2016-03-23 14:24 ` Rob Herring [this message]
2016-03-21 16:01 ` [PATCHv3 7/9] EDAC, altera: Addition of Arria10 L2 Cache ECC tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 8/9] ARM: socfpga: Enable Arria10 L2 cache ECC on startup tthayer at opensource.altera.com
2016-03-21 16:01 ` [PATCHv3 9/9] ARM: dts: Add Altera Arria10 L2 Cache EDAC devicetree entry tthayer at opensource.altera.com
2016-03-29 8:45 ` Borislav Petkov
2016-03-29 12:15 ` Dinh Nguyen
2016-03-29 14:00 ` Borislav Petkov
2016-03-29 15:48 ` Dinh Nguyen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160323142400.GA23997@rob-hp-laptop \
--to=robh@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox