From: mark.rutland@arm.com (Mark Rutland)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 2/2] arm64: dts: uniphier: change release address of spin-table
Date: Fri, 15 Apr 2016 14:05:49 +0100 [thread overview]
Message-ID: <20160415130549.GB8021@leverpostej> (raw)
In-Reply-To: <1460716247-28049-3-git-send-email-yamada.masahiro@socionext.com>
On Fri, Apr 15, 2016 at 07:30:47PM +0900, Masahiro Yamada wrote:
> The 8-byte register located at 0x59801200 on this SoC is dedicated
> for waking up secondary CPUs. We can use it and save normal memory.
Generally, it is not safe to use MMIO registers to back spin-table. The
kernel maps the spin table location with cacheable attributes, so there
may be speculative accesses to any registes in the same (64K) page, and
a writeback may be larger than the 8-byte register width (which the
device might not accept, triggering an SError).
Given that, I do not think this is a good idea.
Thanks,
Mark.
>
> Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
> ---
>
> arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi | 8 ++++----
> 1 file changed, 4 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi
> index 651c9d9..f73b09e 100644
> --- a/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi
> +++ b/arch/arm64/boot/dts/socionext/uniphier-ph1-ld20.dtsi
> @@ -77,7 +77,7 @@
> compatible = "arm,cortex-a72", "arm,armv8";
> reg = <0 0x000>;
> enable-method = "spin-table";
> - cpu-release-addr = <0 0x80000100>;
> + cpu-release-addr = <0 0x59801200>;
> };
>
> cpu1: cpu at 1 {
> @@ -85,7 +85,7 @@
> compatible = "arm,cortex-a72", "arm,armv8";
> reg = <0 0x001>;
> enable-method = "spin-table";
> - cpu-release-addr = <0 0x80000100>;
> + cpu-release-addr = <0 0x59801200>;
> };
>
> cpu2: cpu at 100 {
> @@ -93,7 +93,7 @@
> compatible = "arm,cortex-a53", "arm,armv8";
> reg = <0 0x100>;
> enable-method = "spin-table";
> - cpu-release-addr = <0 0x80000100>;
> + cpu-release-addr = <0 0x59801200>;
> };
>
> cpu3: cpu at 101 {
> @@ -101,7 +101,7 @@
> compatible = "arm,cortex-a53", "arm,armv8";
> reg = <0 0x101>;
> enable-method = "spin-table";
> - cpu-release-addr = <0 0x80000100>;
> + cpu-release-addr = <0 0x59801200>;
> };
> };
>
> --
> 1.9.1
>
next prev parent reply other threads:[~2016-04-15 13:05 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-15 10:30 [PATCH 0/2] arm64: dts: uniphier: UniPhier DT updates for Linux 4.7-rc1 Masahiro Yamada
2016-04-15 10:30 ` [PATCH 1/2] arm64: dts: uniphier: fix I2C nodes of PH1-LD20 Masahiro Yamada
2016-04-23 20:09 ` Arnd Bergmann
2016-04-15 10:30 ` [PATCH 2/2] arm64: dts: uniphier: change release address of spin-table Masahiro Yamada
2016-04-15 13:05 ` Mark Rutland [this message]
2016-04-15 13:13 ` Masahiro Yamada
2016-04-15 18:48 ` Arnd Bergmann
2016-04-16 14:47 ` Masahiro Yamada
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160415130549.GB8021@leverpostej \
--to=mark.rutland@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox