[PATCH RFC 3/3] arm64: dts: register Hi6220's coresight debug module

Leo Yan
2017-02-13T06:11:38Z

Bind coresight debug driver for Hi6220.

Signed-off-by: Leo Yan <leo.yan@linaro.org>
---
.../boot/dts/hisilicon/hikey_6220_coresight.dtsi | 73 ++++++++++++++++++++++
1 file changed, 73 insertions(+)

diff --git a/arch/arm64/boot/dts/hisilicon/hikey_6220_coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hikey_6220_coresight.dtsi
index 77c2aab..e14d75c 100644
--- a/arch/arm64/boot/dts/hisilicon/hikey_6220_coresight.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hikey_6220_coresight.dtsi
@@ -15,6 +15,79 @@
#size-cells = <2>;
compatible = "arm,amba-bus";
ranges;
+
+ debug at 0,f6590000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf6590000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu0>;
+ };
+
+ debug at 1,f6592000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf6592000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu1>;
+ };
+
+ debug at 2,f6594000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf6594000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu2>;
+ };
+
+ debug at 3,f6596000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf6596000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu3>;
+ };
+
+ debug at 4,f65d0000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf65d0000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu4>;
+ };
+
+ debug at 5,f65d2000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf65d2000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu5>;
+ };
+
+ debug at 6,f65d4000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf65d4000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu6>;
+ };
+
+ debug at 7,f65d6000 {
+ compatible = "arm,coresight-debug","arm,primecell";
+ reg = <0 0xf65d6000 0 0x1000>;
+ default_enable;
+ clocks = <&sys_ctrl HI6220_CS_ATB>;
+ clock-names = "apb_pclk";
+ cpu = <&cpu7>;
+ };
+
etm at 0,f659c000 {
compatible = "arm,coresight-etm4x","arm,primecell";
reg = <0 0xf659c000 0 0x1000>;
--
2.7.4