From: jlu@pengutronix.de (Jan Luebbe)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 4/8] ARM: l2x0: add arm,ecc-enable property for aurora
Date: Fri, 30 Jun 2017 16:51:02 +0200 [thread overview]
Message-ID: <20170630145106.29820-5-jlu@pengutronix.de> (raw)
In-Reply-To: <20170630145106.29820-1-jlu@pengutronix.de>
From: Chris Packham <chris.packham@alliedtelesis.co.nz>
The aurora cache on the Marvell Armada-XP SoC supports ECC protection
for the L2 data arrays. Add a "arm,ecc-enable" device tree property
which can be used to enable this.
Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
[jlu at pengutronix.de: use aurora specific define AURORA_ACR_ECC_EN]
Signed-off-by: Jan Luebbe <jlu@pengutronix.de>
---
Documentation/devicetree/bindings/arm/l2c2x0.txt | 2 ++
arch/arm/mm/cache-l2x0.c | 7 +++++++
2 files changed, 9 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/l2c2x0.txt b/Documentation/devicetree/bindings/arm/l2c2x0.txt
index d9650c1788f4..6316e673307a 100644
--- a/Documentation/devicetree/bindings/arm/l2c2x0.txt
+++ b/Documentation/devicetree/bindings/arm/l2c2x0.txt
@@ -76,6 +76,8 @@ Optional properties:
specified to indicate that such transforms are precluded.
- arm,parity-enable : enable parity checking on the L2 cache (L220 or PL310).
- arm,parity-disable : disable parity checking on the L2 cache (L220 or PL310).
+- arm,ecc-enable : enable ECC protection on the L2 cache
+- arm,ecc-disable : disable ECC protection on the L2 cache
- arm,outer-sync-disable : disable the outer sync operation on the L2 cache.
Some core tiles, especially ARM PB11MPCore have a faulty L220 cache that
will randomly hang unless outer sync operations are disabled.
diff --git a/arch/arm/mm/cache-l2x0.c b/arch/arm/mm/cache-l2x0.c
index b70bee74750d..ea2a3dcc75a9 100644
--- a/arch/arm/mm/cache-l2x0.c
+++ b/arch/arm/mm/cache-l2x0.c
@@ -1505,6 +1505,13 @@ static void __init aurora_of_parse(const struct device_node *np,
mask |= AURORA_ACR_FORCE_WRITE_POLICY_MASK;
}
+ if (of_property_read_bool(np, "arm,ecc-enable")) {
+ mask |= AURORA_ACR_ECC_EN;
+ val |= AURORA_ACR_ECC_EN;
+ } else if (of_property_read_bool(np, "arm,ecc-disable")) {
+ mask |= AURORA_ACR_ECC_EN;
+ }
+
if (of_property_read_bool(np, "arm,parity-enable")) {
mask |= AURORA_ACR_PARITY_EN;
val |= AURORA_ACR_PARITY_EN;
--
2.11.0
next prev parent reply other threads:[~2017-06-30 14:51 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-06-30 14:50 [PATCH 0/8] EDAC drivers for Armada XP L2 and DDR Jan Luebbe
2017-06-30 14:50 ` [PATCH 1/8] ARM: l2c: move cache-aurora-l2.h to asm/hardware Jan Luebbe
2017-07-03 12:50 ` Gregory CLEMENT
2017-06-30 14:51 ` [PATCH 2/8] ARM: aurora-l2: add prefix to MAX_RANGE_SIZE Jan Luebbe
2017-07-03 12:51 ` Gregory CLEMENT
2017-06-30 14:51 ` [PATCH 3/8] ARM: l2x0: support parity-enable/disable on aurora Jan Luebbe
2017-06-30 15:00 ` Russell King - ARM Linux
2017-06-30 14:51 ` Jan Luebbe [this message]
2017-06-30 15:00 ` [PATCH 4/8] ARM: l2x0: add arm,ecc-enable property for aurora Russell King - ARM Linux
2017-07-02 22:02 ` Chris Packham
2017-07-17 10:11 ` Jan Lübbe
2017-07-03 13:01 ` Gregory CLEMENT
2017-06-30 14:51 ` [PATCH 5/8] EDAC: Add missing debugfs_create_x32 wrapper Jan Luebbe
2017-06-30 14:51 ` [PATCH 6/8] EDAC: Add devres helpers for edac_mc_alloc/edac_mc_add_mc(_with_groups) Jan Luebbe
2017-06-30 14:51 ` [PATCH 7/8] EDAC: Add devres helpers for edac_device_alloc_ctl_info/edac_device_add_device Jan Luebbe
2017-06-30 14:51 ` [PATCH 8/8] EDAC: Add driver for the Marvell Armada XP SDRAM and L2 cache ECC Jan Luebbe
2017-07-03 13:03 ` Gregory CLEMENT
2017-07-02 21:59 ` [PATCH 0/8] EDAC drivers for Armada XP L2 and DDR Chris Packham
2017-07-17 10:18 ` Jan Lübbe
2017-07-17 10:22 ` Borislav Petkov
2017-07-17 10:51 ` Jan Lübbe
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170630145106.29820-5-jlu@pengutronix.de \
--to=jlu@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).