From: will.deacon@arm.com (Will Deacon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v5 2/4] perf tools arm64: Add support for get_cpuid_str function.
Date: Wed, 23 Aug 2017 11:17:24 +0100 [thread overview]
Message-ID: <20170823101723.GD27301@arm.com> (raw)
In-Reply-To: <20170816071048.26087-3-ganapatrao.kulkarni@cavium.com>
On Wed, Aug 16, 2017 at 12:40:46PM +0530, Ganapatrao Kulkarni wrote:
> function get_cpuid_str returns MIDR string of the first online
> cpu from the range of cpus associated with the pmu core device.
>
> Signed-off-by: Ganapatrao Kulkarni <ganapatrao.kulkarni@cavium.com>
> ---
> tools/perf/arch/arm64/util/Build | 1 +
> tools/perf/arch/arm64/util/header.c | 61 +++++++++++++++++++++++++++++++++++++
> 2 files changed, 62 insertions(+)
> create mode 100644 tools/perf/arch/arm64/util/header.c
>
> diff --git a/tools/perf/arch/arm64/util/Build b/tools/perf/arch/arm64/util/Build
> index cef6fb3..b1ab72d 100644
> --- a/tools/perf/arch/arm64/util/Build
> +++ b/tools/perf/arch/arm64/util/Build
> @@ -1,3 +1,4 @@
> +libperf-y += header.o
> libperf-$(CONFIG_DWARF) += dwarf-regs.o
> libperf-$(CONFIG_LOCAL_LIBUNWIND) += unwind-libunwind.o
>
> diff --git a/tools/perf/arch/arm64/util/header.c b/tools/perf/arch/arm64/util/header.c
> new file mode 100644
> index 0000000..713ef17
> --- /dev/null
> +++ b/tools/perf/arch/arm64/util/header.c
> @@ -0,0 +1,61 @@
> +#include <stdio.h>
> +#include <stdlib.h>
> +#include <api/fs/fs.h>
> +#include "header.h"
> +
> +#define MIDR "/regs/identification/midr_el1"
> +#define MIDR_SIZE 128
Why is this so big?
> +char *get_cpuid_str(struct perf_pmu *pmu)
> +{
> + char *buf = NULL;
> + char *temp = NULL;
> + char path[PATH_MAX];
> + const char *sysfs = sysfs__mountpoint();
> + int cpu;
> + unsigned long long midr = 0;
> + struct cpu_map *cpus;
> + FILE *file;
> +
> + if (!sysfs || !pmu->cpus)
> + return NULL;
> +
> + buf = malloc(MIDR_SIZE);
> + if (!buf)
> + return NULL;
> +
> + /* read midr from list of cpus mapped to this pmu */
> + cpus = cpu_map__get(pmu->cpus);
> + for (cpu = 0; cpu < cpus->nr; cpu++) {
> + scnprintf(path, PATH_MAX, "%s/devices/system/cpu/cpu%d"MIDR,
> + sysfs, cpus->map[cpu]);
> +
> + file = fopen(path, "r");
> + if (!file) {
> + pr_err("fopen failed for file %s\n", path);
pr_debug instead? It's not fatal if a CPU is hotplugged off and you can't
read its midr.
> + continue;
> + }
> +
> + temp = fgets(buf, MIDR_SIZE, file);
> + if (!temp)
> + continue;
Do you actually need a temporary variable for this?
> + fclose(file);
> +
> + /* Ignore/clear Variant[23:20] and
> + * Revision[3:0] of MIDR
> + */
> + midr = strtoll(buf, NULL, 16);
> + midr &= (~(0xf << 20 | 0xf));
If midr really needs to be unsigned long long (u64 might be better), then
you need to fix these immediates to have a ULL suffix.
Can you use the GENMASK_ULL macro to generate the MIDR mask, or is that
not available here?
> + scnprintf(buf, MIDR_SIZE, "0x%016llx", midr);
> + /* got midr break loop */
> + break;
> + }
> +
> + if (!midr) {
> + free(buf);
> + buf = NULL;
If you want the pr_err, here would seem more appropriate because at this
point we've actually failed.
Will
next prev parent reply other threads:[~2017-08-23 10:17 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-08-16 7:10 [PATCH v5 0/4] Add support for ThunderX2 pmu events using json files Ganapatrao Kulkarni
2017-08-16 7:10 ` [PATCH v5 1/4] perf utils: passing pmu as a parameter to function get_cpuid_str Ganapatrao Kulkarni
2017-08-16 7:10 ` [PATCH v5 2/4] perf tools arm64: Add support for get_cpuid_str function Ganapatrao Kulkarni
2017-08-23 10:17 ` Will Deacon [this message]
2017-08-24 9:56 ` Ganapatrao Kulkarni
2017-08-16 7:10 ` [PATCH v5 3/4] perf utils: Add helper function is_pmu_core to detect PMU CORE devices Ganapatrao Kulkarni
2017-08-16 7:10 ` [PATCH v5 4/4] perf vendor events arm64: Add ThunderX2 implementation defined pmu core events Ganapatrao Kulkarni
2017-08-22 4:21 ` [PATCH v5 0/4] Add support for ThunderX2 pmu events using json files Ganapatrao Kulkarni
2017-08-23 9:22 ` John Garry
2017-08-24 7:23 ` Ganapatrao Kulkarni
2017-08-24 11:08 ` John Garry
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170823101723.GD27301@arm.com \
--to=will.deacon@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).