From: daniel@ffwll.ch (Daniel Vetter)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 5/7] drm/sun4i: Rely on dma-parent for our RAM offset
Date: Tue, 3 Apr 2018 16:56:55 +0200 [thread overview]
Message-ID: <20180403145655.GU3881@phenom.ffwll.local> (raw)
In-Reply-To: <856ea14e004a70d7d7cf9ca12485c558a966c948.1522761929.git-series.maxime.ripard@bootlin.com>
On Tue, Apr 03, 2018 at 03:29:18PM +0200, Maxime Ripard wrote:
> Now that we can express our DMA topology, rely on those property instead of
> hardcoding an offset from the dma_addr_t which wasn't really great.
>
> We still need to add some code to deal with the old DT that would lack that
> property, but we move the offset to the DRM device dma_pfn_offset to be
> able to rely on just the dma_addr_t associated to the GEM object.
>
> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Yay for hiding more bus address funies behind dma_map_* support. This
should also help with cleaner dma-buf import.
Acked-by: Daniel Vetter <daniel.vetter@ffwll.ch>
> ---
> drivers/gpu/drm/sun4i/sun4i_backend.c | 28 +++++++++++++++++++++-------
> 1 file changed, 21 insertions(+), 7 deletions(-)
>
> diff --git a/drivers/gpu/drm/sun4i/sun4i_backend.c b/drivers/gpu/drm/sun4i/sun4i_backend.c
> index 847eecbe4d14..04e85d3ca36e 100644
> --- a/drivers/gpu/drm/sun4i/sun4i_backend.c
> +++ b/drivers/gpu/drm/sun4i/sun4i_backend.c
> @@ -222,13 +222,6 @@ int sun4i_backend_update_layer_buffer(struct sun4i_backend *backend,
> paddr = drm_fb_cma_get_gem_addr(fb, state, 0);
> DRM_DEBUG_DRIVER("Setting buffer address to %pad\n", &paddr);
>
> - /*
> - * backend DMA accesses DRAM directly, bypassing the system
> - * bus. As such, the address range is different and the buffer
> - * address needs to be corrected.
> - */
> - paddr -= PHYS_OFFSET;
> -
> /* Write the 32 lower bits of the address (in bits) */
> lo_paddr = paddr << 3;
> DRM_DEBUG_DRIVER("Setting address lower bits to 0x%x\n", lo_paddr);
> @@ -361,6 +354,27 @@ static int sun4i_backend_bind(struct device *dev, struct device *master,
> return -ENOMEM;
> dev_set_drvdata(dev, backend);
>
> + if (of_find_property(dev->of_node, "dma-parent", NULL)) {
> + /*
> + * This assume we have the same DMA constraints for all our the
> + * devices in our pipeline (all the backends, but also the
> + * frontends). This sounds bad, but it has always been the case
> + * for us, and DRM doesn't do per-device allocation either, so
> + * we would need to fix DRM first...
> + */
> + ret = of_dma_configure(drm->dev, dev->of_node);
> + if (ret)
> + return ret;
> + } else {
> + /*
> + * If we don't have the dma-parent property, most likely
> + * because of an old DT, we need to set the DMA offset by hand
> + * on our device since the RAM mapping is at 0 for the DMA bus,
> + * unlike the CPU.
> + */
> + drm->dev->dma_pfn_offset = PHYS_PFN_OFFSET;
> + }
> +
> backend->engine.node = dev->of_node;
> backend->engine.ops = &sun4i_backend_engine_ops;
> backend->engine.id = sun4i_backend_of_get_id(dev->of_node);
> --
> git-series 0.9.1
> _______________________________________________
> dri-devel mailing list
> dri-devel at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/dri-devel
--
Daniel Vetter
Software Engineer, Intel Corporation
http://blog.ffwll.ch
next prev parent reply other threads:[~2018-04-03 14:56 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-04-03 13:29 [PATCH 0/7] sunxi: Add DT representation for the MBUS controller Maxime Ripard
2018-04-03 13:29 ` [PATCH 1/7] dt-bindings: Add a dma-parent property Maxime Ripard
2018-04-03 13:29 ` [PATCH 2/7] dt-bindings: bus: Add binding for the Allwinner MBUS controller Maxime Ripard
2018-04-03 13:29 ` [PATCH 3/7] of: address: Add parent pointer to the __of_translate_address args Maxime Ripard
2018-04-03 13:29 ` [PATCH 4/7] of: address: Add support for the dma-parent property Maxime Ripard
2018-04-03 13:29 ` [PATCH 5/7] drm/sun4i: Rely on dma-parent for our RAM offset Maxime Ripard
2018-04-03 14:56 ` Daniel Vetter [this message]
2018-04-03 13:29 ` [PATCH 6/7] clk: sunxi-ng: sun5i: Export the MBUS clock Maxime Ripard
2018-04-09 21:23 ` Rob Herring
2018-04-03 13:29 ` [PATCH 7/7] ARM: dts: sun5i: Add the MBUS controller Maxime Ripard
2018-04-03 16:03 ` [PATCH 0/7] sunxi: Add DT representation for " Rob Herring
2018-04-09 9:22 ` Maxime Ripard
2018-05-31 12:52 ` Maxime Ripard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180403145655.GU3881@phenom.ffwll.local \
--to=daniel@ffwll.ch \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).