* [PATCH v2 0/3] arm64: dts: add Synaptics AS370 SoC support @ 2018-09-17 8:00 Jisheng Zhang 2018-09-17 8:01 ` [PATCH v2 1/3] dt-bindings: arm: move berlin binding documentation to syna.txt Jisheng Zhang ` (2 more replies) 0 siblings, 3 replies; 5+ messages in thread From: Jisheng Zhang @ 2018-09-17 8:00 UTC (permalink / raw) To: linux-arm-kernel Add initial dtsi file for Synaptics AS370 SoC. patch1 moves berlin binding to syna.txt. patch2 add dt-binding for the AS370 SoC. patch3 add the initial dtsi file for the SoC. since v1: - add Rob's ACK to patch1 - add note about the transition from Marvell berlin to Synaptics SoC - remove aliases - uart at 0c00 => serial at c00 Jisheng Zhang (3): dt-bindings: arm: move berlin binding documentation to syna.txt dt-bindings: arm: syna: add support for the AS370 SoC arm64: dts: synaptics: add dtsi file for Synaptics AS370 SoC .../{marvell/marvell,berlin.txt => syna.txt} | 11 +- arch/arm64/boot/dts/synaptics/as370.dtsi | 173 ++++++++++++++++++ 2 files changed, 183 insertions(+), 1 deletion(-) rename Documentation/devicetree/bindings/arm/{marvell/marvell,berlin.txt => syna.txt} (89%) create mode 100644 arch/arm64/boot/dts/synaptics/as370.dtsi -- 2.19.0 ^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v2 1/3] dt-bindings: arm: move berlin binding documentation to syna.txt 2018-09-17 8:00 [PATCH v2 0/3] arm64: dts: add Synaptics AS370 SoC support Jisheng Zhang @ 2018-09-17 8:01 ` Jisheng Zhang 2018-09-17 8:02 ` [PATCH v2 2/3] dt-bindings: arm: syna: add support for the AS370 SoC Jisheng Zhang 2018-09-17 8:02 ` [PATCH v2 3/3] arm64: dts: synaptics: add dtsi file for Synaptics " Jisheng Zhang 2 siblings, 0 replies; 5+ messages in thread From: Jisheng Zhang @ 2018-09-17 8:01 UTC (permalink / raw) To: linux-arm-kernel Move berlin binding documentation as part of transition from Marvell berlin to Synaptics SoC. Signed-off-by: Jisheng Zhang <Jisheng.Zhang@synaptics.com> Acked-by: Rob Herring <robh@kernel.org> --- .../bindings/arm/{marvell/marvell,berlin.txt => syna.txt} | 0 1 file changed, 0 insertions(+), 0 deletions(-) rename Documentation/devicetree/bindings/arm/{marvell/marvell,berlin.txt => syna.txt} (100%) diff --git a/Documentation/devicetree/bindings/arm/marvell/marvell,berlin.txt b/Documentation/devicetree/bindings/arm/syna.txt similarity index 100% rename from Documentation/devicetree/bindings/arm/marvell/marvell,berlin.txt rename to Documentation/devicetree/bindings/arm/syna.txt -- 2.19.0 ^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v2 2/3] dt-bindings: arm: syna: add support for the AS370 SoC 2018-09-17 8:00 [PATCH v2 0/3] arm64: dts: add Synaptics AS370 SoC support Jisheng Zhang 2018-09-17 8:01 ` [PATCH v2 1/3] dt-bindings: arm: move berlin binding documentation to syna.txt Jisheng Zhang @ 2018-09-17 8:02 ` Jisheng Zhang 2018-09-26 22:36 ` Rob Herring 2018-09-17 8:02 ` [PATCH v2 3/3] arm64: dts: synaptics: add dtsi file for Synaptics " Jisheng Zhang 2 siblings, 1 reply; 5+ messages in thread From: Jisheng Zhang @ 2018-09-17 8:02 UTC (permalink / raw) To: linux-arm-kernel The AS370 SoC is a new derivative of the berlin family. However, the SoC isn't named as berlin*. Signed-off-by: Jisheng Zhang <Jisheng.Zhang@synaptics.com> --- Documentation/devicetree/bindings/arm/syna.txt | 11 ++++++++++- 1 file changed, 10 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/arm/syna.txt b/Documentation/devicetree/bindings/arm/syna.txt index 3bab18409b7a..2face46a5f64 100644 --- a/Documentation/devicetree/bindings/arm/syna.txt +++ b/Documentation/devicetree/bindings/arm/syna.txt @@ -1,4 +1,9 @@ -Marvell Berlin SoC Family Device Tree Bindings +Synaptics SoC Device Tree Bindings + +According to https://www.synaptics.com/company/news/conexant-marvell +Synaptics has acquired the Multimedia Solutions Business of Marvell, so +berlin SoCs are now Synaptics' SoCs now. + --------------------------------------------------------------- Work in progress statement: @@ -13,6 +18,10 @@ stable binding/ABI. --------------------------------------------------------------- +Boards with the Synaptics AS370 SoC shall have the following properties: + Required root node property: + compatible: "syna,as370" + Boards with a SoC of the Marvell Berlin family, e.g. Armada 1500 shall have the following properties: -- 2.19.0 ^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH v2 2/3] dt-bindings: arm: syna: add support for the AS370 SoC 2018-09-17 8:02 ` [PATCH v2 2/3] dt-bindings: arm: syna: add support for the AS370 SoC Jisheng Zhang @ 2018-09-26 22:36 ` Rob Herring 0 siblings, 0 replies; 5+ messages in thread From: Rob Herring @ 2018-09-26 22:36 UTC (permalink / raw) To: linux-arm-kernel On Mon, 17 Sep 2018 16:02:11 +0800, Jisheng Zhang wrote: > The AS370 SoC is a new derivative of the berlin family. However, the > SoC isn't named as berlin*. > > Signed-off-by: Jisheng Zhang <Jisheng.Zhang@synaptics.com> > --- > Documentation/devicetree/bindings/arm/syna.txt | 11 ++++++++++- > 1 file changed, 10 insertions(+), 1 deletion(-) > Reviewed-by: Rob Herring <robh@kernel.org> ^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH v2 3/3] arm64: dts: synaptics: add dtsi file for Synaptics AS370 SoC 2018-09-17 8:00 [PATCH v2 0/3] arm64: dts: add Synaptics AS370 SoC support Jisheng Zhang 2018-09-17 8:01 ` [PATCH v2 1/3] dt-bindings: arm: move berlin binding documentation to syna.txt Jisheng Zhang 2018-09-17 8:02 ` [PATCH v2 2/3] dt-bindings: arm: syna: add support for the AS370 SoC Jisheng Zhang @ 2018-09-17 8:02 ` Jisheng Zhang 2 siblings, 0 replies; 5+ messages in thread From: Jisheng Zhang @ 2018-09-17 8:02 UTC (permalink / raw) To: linux-arm-kernel Add initial dtsi file to support Synaptics AS370 SoC with quad Cortex-A53 CPUs. Signed-off-by: Jisheng Zhang <Jisheng.Zhang@synaptics.com> --- arch/arm64/boot/dts/synaptics/as370.dtsi | 173 +++++++++++++++++++++++ 1 file changed, 173 insertions(+) create mode 100644 arch/arm64/boot/dts/synaptics/as370.dtsi diff --git a/arch/arm64/boot/dts/synaptics/as370.dtsi b/arch/arm64/boot/dts/synaptics/as370.dtsi new file mode 100644 index 000000000000..7331acf3874e --- /dev/null +++ b/arch/arm64/boot/dts/synaptics/as370.dtsi @@ -0,0 +1,173 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2018 Synaptics Incorporated + * + * Author: Jisheng Zhang <jszhang@kernel.org> + */ + +#include <dt-bindings/interrupt-controller/arm-gic.h> + +/ { + compatible = "syna,as370"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu at 0 { + compatible = "arm,cortex-a53", "arm,armv8"; + device_type = "cpu"; + reg = <0x0>; + enable-method = "psci"; + next-level-cache = <&l2>; + cpu-idle-states = <&CPU_SLEEP_0>; + }; + + cpu1: cpu at 1 { + compatible = "arm,cortex-a53", "arm,armv8"; + device_type = "cpu"; + reg = <0x1>; + enable-method = "psci"; + next-level-cache = <&l2>; + cpu-idle-states = <&CPU_SLEEP_0>; + }; + + cpu2: cpu at 2 { + compatible = "arm,cortex-a53", "arm,armv8"; + device_type = "cpu"; + reg = <0x2>; + enable-method = "psci"; + next-level-cache = <&l2>; + cpu-idle-states = <&CPU_SLEEP_0>; + }; + + cpu3: cpu at 3 { + compatible = "arm,cortex-a53", "arm,armv8"; + device_type = "cpu"; + reg = <0x3>; + enable-method = "psci"; + next-level-cache = <&l2>; + cpu-idle-states = <&CPU_SLEEP_0>; + }; + + l2: cache { + compatible = "cache"; + }; + + idle-states { + entry-method = "psci"; + CPU_SLEEP_0: cpu-sleep-0 { + compatible = "arm,idle-state"; + local-timer-stop; + arm,psci-suspend-param = <0x0010000>; + entry-latency-us = <75>; + exit-latency-us = <155>; + min-residency-us = <1000>; + }; + }; + }; + + osc: osc { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <25000000>; + }; + + pmu { + compatible = "arm,cortex-a53-pmu"; + interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; + interrupt-affinity = <&cpu0>, + <&cpu1>, + <&cpu2>, + <&cpu3>; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, + <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, + <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, + <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; + }; + + soc at f7000000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0 0xf7000000 0x1000000>; + + gic: interrupt-controller at 901000 { + compatible = "arm,gic-400"; + #interrupt-cells = <3>; + interrupt-controller; + reg = <0x901000 0x1000>, + <0x902000 0x2000>, + <0x904000 0x2000>, + <0x906000 0x2000>; + interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; + }; + + apb at e80000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0xe80000 0x10000>; + + uart0: serial at c00 { + compatible = "snps,dw-apb-uart"; + reg = <0xc00 0x100>; + interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&osc>; + reg-shift = <2>; + status = "disabled"; + }; + + gpio0: gpio at 1800 { + compatible = "snps,dw-apb-gpio"; + reg = <0x1800 0x400>; + #address-cells = <1>; + #size-cells = <0>; + + porta: gpio-port at 0 { + compatible = "snps,dw-apb-gpio-port"; + gpio-controller; + #gpio-cells = <2>; + snps,nr-gpios = <32>; + reg = <0>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>; + }; + }; + + gpio1: gpio at 2000 { + compatible = "snps,dw-apb-gpio"; + reg = <0x2000 0x400>; + #address-cells = <1>; + #size-cells = <0>; + + portb: gpio-port at 1 { + compatible = "snps,dw-apb-gpio-port"; + gpio-controller; + #gpio-cells = <2>; + snps,nr-gpios = <32>; + reg = <0>; + interrupt-controller; + #interrupt-cells = <2>; + interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>; + }; + }; + }; + }; +}; -- 2.19.0 ^ permalink raw reply related [flat|nested] 5+ messages in thread
end of thread, other threads:[~2018-09-26 22:36 UTC | newest] Thread overview: 5+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2018-09-17 8:00 [PATCH v2 0/3] arm64: dts: add Synaptics AS370 SoC support Jisheng Zhang 2018-09-17 8:01 ` [PATCH v2 1/3] dt-bindings: arm: move berlin binding documentation to syna.txt Jisheng Zhang 2018-09-17 8:02 ` [PATCH v2 2/3] dt-bindings: arm: syna: add support for the AS370 SoC Jisheng Zhang 2018-09-26 22:36 ` Rob Herring 2018-09-17 8:02 ` [PATCH v2 3/3] arm64: dts: synaptics: add dtsi file for Synaptics " Jisheng Zhang
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).