From mboxrd@z Thu Jan 1 00:00:00 1970 From: robh@kernel.org (Rob Herring) Date: Wed, 24 Oct 2018 17:02:13 -0500 Subject: [PATCH V2 6/8] dts: imx: add common imx7ulp dtsi support In-Reply-To: <1540295058-26090-7-git-send-email-aisheng.dong@nxp.com> References: <1540295058-26090-1-git-send-email-aisheng.dong@nxp.com> <1540295058-26090-7-git-send-email-aisheng.dong@nxp.com> Message-ID: <20181024220213.GA26789@bogus> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Tue, Oct 23, 2018 at 11:49:25AM +0000, A.s. Dong wrote: > The i.MX 7ULP family of processors represents NXP?s latest achievement > in ultra-low-power processing for use cases demanding long battery life. > Targeted towards the growing market of portable devices, the i.MX 7ULP > family of processors features NXP's advanced implementation of the Arm? > Cortex?-A7 core, the Arm Cortex-M4 core, as well as a 3D and 2D Graphics > Processing Units (GPUs). > > This patch aims to add the initial support including: > 1) CLK > 2) GPIO PTC, PTD, PTE, PTF > 3) uSDHC 1/2 > 4) LPUART 4/5/6/7 > 5) LPI2C 6/7 > > Cc: Rob Herring > Cc: Shawn Guo > Cc: devicetree at vger.kernel.org > Cc: Sascha Hauer > Cc: Fabio Estevam > Signed-off-by: Dong Aisheng > --- > ChangeLog: > v1->v2: > * update clk part due to binding change > * separate soc.dtsi from board.dts > --- > arch/arm/boot/dts/imx7ulp.dtsi | 323 +++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 323 insertions(+) > create mode 100644 arch/arm/boot/dts/imx7ulp.dtsi > > diff --git a/arch/arm/boot/dts/imx7ulp.dtsi b/arch/arm/boot/dts/imx7ulp.dtsi > new file mode 100644 > index 0000000..795edc2 > --- /dev/null > +++ b/arch/arm/boot/dts/imx7ulp.dtsi > @@ -0,0 +1,323 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +/* > + * Copyright (C) 2016 Freescale Semiconductor, Inc. > + * Copyright 2017-2018 NXP > + * Dong Aisheng > + */ > + > +#include > +#include > +#include > + > +#include "imx7ulp-pinfunc.h" > + > +/ { > + interrupt-parent = <&intc>; > + > + #address-cells = <1>; > + #size-cells = <1>; > + > + aliases { > + gpio0 = &gpio_ptc; > + gpio1 = &gpio_ptd; > + gpio2 = &gpio_pte; > + gpio3 = &gpio_ptf; > + i2c0 = &lpi2c6; > + i2c1 = &lpi2c7; > + mmc0 = &usdhc0; > + mmc1 = &usdhc1; > + serial0 = &lpuart4; > + serial1 = &lpuart5; > + serial2 = &lpuart6; > + serial3 = &lpuart7; > + }; > + > + cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + > + cpu0: cpu at 0 { > + compatible = "arm,cortex-a7"; > + device_type = "cpu"; > + reg = <0>; > + }; > + }; > + > + intc: interrupt-controller at 40021000 { > + compatible = "arm,cortex-a7-gic"; > + #interrupt-cells = <3>; > + interrupt-controller; > + reg = <0x40021000 0x1000>, > + <0x40022000 0x1000>; > + }; > + > + rosc: clock-rosc { > + compatible = "fixed-clock"; > + clock-frequency = <32768>; > + clock-output-names = "rosc"; > + #clock-cells = <0>; > + }; > + > + sosc: clock-sosc { > + compatible = "fixed-clock"; > + clock-frequency = <24000000>; > + clock-output-names = "sosc"; > + #clock-cells = <0>; > + }; > + > + sirc: clock-sirc { > + compatible = "fixed-clock"; > + clock-frequency = <16000000>; > + clock-output-names = "sirc"; > + #clock-cells = <0>; > + }; > + > + firc: clock-firc { > + compatible = "fixed-clock"; > + clock-frequency = <48000000>; > + clock-output-names = "firc"; > + #clock-cells = <0>; > + }; > + > + upll: clock-upll { > + compatible = "fixed-clock"; > + clock-frequency = <480000000>; > + clock-output-names = "upll"; > + #clock-cells = <0>; > + }; > + > + mpll: clock-mpll { > + compatible = "fixed-clock"; > + clock-frequency = <480000000>; > + clock-output-names = "mpll"; > + #clock-cells = <0>; > + }; > + > + timer { > + compatible = "arm,armv7-timer"; > + arm,cpu-registers-not-fw-configured; AIUI, this was a work-around for some existing platform. New platforms should not have this property. > + interrupts = , > + ; > + clock-frequency = <1000000>; This too should be initialized by firmware and not in DT IIRC. > + status = "disabled"; I think enabled should be the norm. > + }; > + > + ahbbridge0: bus at 40000000 { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + reg = <0x40000000 0x800000>; > + ranges; > + > + lpuart4: serial at 402d0000 { > + compatible = "fsl,imx7ulp-lpuart"; > + reg = <0x402d0000 0x1000>; > + interrupts = ; > + clocks = <&pcc2 IMX7ULP_CLK_LPUART4>; > + clock-names = "ipg"; > + assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART4>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>; > + assigned-clock-rates = <24000000>; > + status = "disabled"; > + }; > + > + lpuart5: serial at 402e0000 { > + compatible = "fsl,imx7ulp-lpuart"; > + reg = <0x402e0000 0x1000>; > + interrupts = ; > + clocks = <&pcc2 IMX7ULP_CLK_LPUART5>; > + clock-names = "ipg"; > + assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART5>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + tpm5: tpm at 40260000 { > + compatible = "fsl,imx7ulp-tpm"; > + reg = <0x40260000 0x1000>; > + interrupts = ; > + clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>, > + <&pcc2 IMX7ULP_CLK_LPTPM5>; > + clock-names = "ipg", "per"; > + }; > + > + usdhc0: usdhc at 40370000 { mmc at ... is the standard name. > + compatible = "fsl,imx7ulp-usdhc", "fsl,imx6sx-usdhc"; > + reg = <0x40370000 0x10000>; > + interrupts = ; > + clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>, > + <&scg1 IMX7ULP_CLK_NIC1_DIV>, > + <&pcc2 IMX7ULP_CLK_USDHC0>; > + clock-names ="ipg", "ahb", "per"; > + assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_NIC1_DIV>; > + bus-width = <4>; > + fsl,tuning-start-tap = <20>; > + fsl,tuning-step= <2>; > + status = "disabled"; > + }; > + > + usdhc1: usdhc at 40380000 { ditto. > + compatible = "fsl,imx7ulp-usdhc", "fsl,imx6sx-usdhc"; > + reg = <0x40380000 0x10000>; > + interrupts = ; > + clocks = <&scg1 IMX7ULP_CLK_NIC1_BUS_DIV>, > + <&scg1 IMX7ULP_CLK_NIC1_DIV>, > + <&pcc2 IMX7ULP_CLK_USDHC1>; > + clock-names ="ipg", "ahb", "per"; > + assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC1>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_NIC1_DIV>; > + bus-width = <4>; > + fsl,tuning-start-tap = <20>; > + fsl,tuning-step= <2>; > + status = "disabled"; > + }; > + > + scg1: scg1 at 403e0000 { clock-controller at ... > + compatible = "fsl,imx7ulp-scg1"; > + reg = <0x403e0000 0x10000>; > + clocks = <&rosc>, <&sosc>, <&sirc>, > + <&firc>, <&upll>, <&mpll>; > + clock-names = "rosc", "sosc", "sirc", > + "firc", "upll", "mpll"; > + #clock-cells = <1>; > + }; > + > + pcc2: pcc2 at 403f0000 { clock-controller at ... > + compatible = "fsl,imx7ulp-pcc2"; > + reg = <0x403f0000 0x10000>; > + #clock-cells = <1>; > + assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM5>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>; > + }; > + > + smc1: smc1 at 40410000 { > + compatible = "fsl,imx7ulp-smc1"; > + reg = <0x40410000 0x1000>; > + }; > + > + pcc3: pcc3 at 40b30000 { clock-controller at ... > + compatible = "fsl,imx7ulp-pcc3"; > + reg = <0x40b30000 0x10000>; > + #clock-cells = <1>; > + }; > + }; > + > + ahbbridge1: bus at 40800000 { > + compatible = "simple-bus"; > + #address-cells = <1>; > + #size-cells = <1>; > + reg = <0x40800000 0x800000>; > + ranges; > + > + lpi2c6: lpi2c at 40a40000 { i2c at ... > + compatible = "fsl,imx7ulp-lpi2c"; > + reg = <0x40a40000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX7ULP_CLK_LPI2C6>; > + clock-names = "ipg"; > + assigned-clocks = <&pcc3 IMX7ULP_CLK_LPI2C6>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpi2c7: lpi2c at 40a50000 { i2c at ... > + compatible = "fsl,imx7ulp-lpi2c"; > + reg = <0x40a50000 0x10000>; > + interrupts = ; > + clocks = <&pcc3 IMX7ULP_CLK_LPI2C7>; > + clock-names = "ipg"; > + assigned-clocks = <&pcc3 IMX7ULP_CLK_LPI2C7>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpuart6: serial at 40a60000 { > + compatible = "fsl,imx7ulp-lpuart"; > + reg = <0x40a60000 0x1000>; > + interrupts = ; > + clocks = <&pcc3 IMX7ULP_CLK_LPUART6>; > + clock-names = "ipg"; > + assigned-clocks = <&pcc3 IMX7ULP_CLK_LPUART6>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + lpuart7: serial at 40a70000 { > + compatible = "fsl,imx7ulp-lpuart"; > + reg = <0x40a70000 0x1000>; > + interrupts = ; > + clocks = <&pcc3 IMX7ULP_CLK_LPUART7>; > + clock-names = "ipg"; > + assigned-clocks = <&pcc3 IMX7ULP_CLK_LPUART7>; > + assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>; > + assigned-clock-rates = <48000000>; > + status = "disabled"; > + }; > + > + iomuxc1: iomuxc at 40ac0000 { pinctrl at ... > + compatible = "fsl,imx7ulp-iomuxc1"; > + reg = <0x40ac0000 0x1000>; > + }; > + > + gpio_ptc: gpio at 40ae0000 { > + compatible = "fsl,vf610-gpio"; > + reg = <0x40ae0000 0x1000 0x400f0000 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>, > + <&pcc3 IMX7ULP_CLK_PCTLC>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 0 32>; > + }; > + > + gpio_ptd: gpio at 40af0000 { > + compatible = "fsl,vf610-gpio"; > + reg = <0x40af0000 0x1000 0x400f0040 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>, > + <&pcc3 IMX7ULP_CLK_PCTLD>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 32 32>; > + }; > + > + gpio_pte: gpio at 40b00000 { > + compatible = "fsl,vf610-gpio"; > + reg = <0x40b00000 0x1000 0x400f0080 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>, > + <&pcc3 IMX7ULP_CLK_PCTLE>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 64 32>; > + }; > + > + gpio_ptf: gpio at 40b10000 { > + compatible = "fsl,vf610-gpio"; > + reg = <0x40b10000 0x1000 0x400f00c0 0x40>; > + gpio-controller; > + #gpio-cells = <2>; > + interrupts = ; > + interrupt-controller; > + #interrupt-cells = <2>; > + clocks = <&pcc2 IMX7ULP_CLK_RGPIO2P1>, > + <&pcc3 IMX7ULP_CLK_PCTLF>; > + clock-names = "gpio", "port"; > + gpio-ranges = <&iomuxc1 0 96 32>; > + }; > + }; > +}; > -- > 2.7.4 >