From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.5 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS, USER_AGENT_MUTT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 13AE2C43381 for ; Mon, 11 Mar 2019 22:53:21 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D540C2087C for ; Mon, 11 Mar 2019 22:53:20 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="BzpXGYcN" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D540C2087C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=6JdWr1uG9x4IhQK4XAcstDTiUZopjKHxLmQxYFYSF0Y=; b=BzpXGYcN1eEFEu 5P1aynR8Mf08wjfSzuYOiLpdduxbmuZb5tHz/l2coCiMOw5TARtbHulgTpG99s79L+gvgjbuhIKil 667mif7UHJmcbjW/yttkw/AAdXhLWslT/rOsBsFNIVUmvXGhPWuBM8LVfOE1BsYIQt/23PS98Jb7s ksx+ejialiNT4A7ZV3WHdAj4+kIub8cIf/hg3KyiAIwdFVJejqqd/9OzfyOgI8j3/MBRty+iC8HHR nBys4lMUJe1q+E+iWoil5au/rl0QKCxVTstp0wgCH72Nhx6N0RvrTHvAU32h/6hg1hL/v94eUecEO WQYixV+cl3vCNLflX0Hw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1h3TnH-0005X0-7L; Mon, 11 Mar 2019 22:53:15 +0000 Received: from mail-oi1-f195.google.com ([209.85.167.195]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1h3TnE-0005W5-Ju for linux-arm-kernel@lists.infradead.org; Mon, 11 Mar 2019 22:53:14 +0000 Received: by mail-oi1-f195.google.com with SMTP id b4so502915oif.6 for ; Mon, 11 Mar 2019 15:53:12 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=oyCUb+SQ2Aep3OtTCbjChbncCXfaiPNytP/E1A7nn+Q=; b=WJDoCWQS4eBy6fH2jk189tUL4kaT10bBg7n0YNFNIStd/pQ890scCvDAe94w1hCnaC HO0Q64XbpGAPe7SQD0x6DvSIkiW6u53h2U4oYZlAqteA0DKzKDatlRGeL7vkUantyCZi Vg5cJG2LcWqbDB/dI9P2Np/W2g8PahsHXl1NqxEatWSnJtUesZRrhapZ7Cn/e+XSYX1w KH0C6jB49lJYVVnB0pxtlqkaJ19wysGnUYKQ7i81AbnS2xaTUISLIjCzaCwmw1QHn1A6 9m1msdZsGbTU1hCW7UyT5FDv4ETJIqeb0awQ6/fWCCJCR1IAqKvYU3TS7g4f87CyHZko IKXA== X-Gm-Message-State: APjAAAUYVKsVLyI06YmY4XB3SJ06UAquBtZuiwpJu4neDfo8DUAz/OO5 unEaOG3onMZITAKDwoXmEFQrK2A= X-Google-Smtp-Source: APXvYqwGJHQApQT4DaTv28AjMTsimBNRqTzQeBRd6JJXU/xzQxKNjw5h/1IrkxlYN8CuCRG0d8IYfg== X-Received: by 2002:aca:6043:: with SMTP id u64mr19587oib.32.1552344791097; Mon, 11 Mar 2019 15:53:11 -0700 (PDT) Received: from localhost (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id n5sm2876541oih.19.2019.03.11.15.53.09 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 11 Mar 2019 15:53:10 -0700 (PDT) Date: Mon, 11 Mar 2019 17:53:09 -0500 From: Rob Herring To: Anson Huang Subject: Re: [PATCH V4 1/3] dt-bindings: memory-controllers: freescale: add MMDC binding doc Message-ID: <20190311225309.GA32334@bogus> References: <1551403185-16314-1-git-send-email-Anson.Huang@nxp.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <1551403185-16314-1-git-send-email-Anson.Huang@nxp.com> User-Agent: Mutt/1.10.1 (2018-07-13) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190311_155312_649490_2696DF0F X-CRM114-Status: GOOD ( 18.21 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "mark.rutland@arm.com" , "devicetree@vger.kernel.org" , "shawnguo@kernel.org" , "s.hauer@pengutronix.de" , "linux-kernel@vger.kernel.org" , dl-linux-imx , "kernel@pengutronix.de" , "festevam@gmail.com" , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Fri, Mar 01, 2019 at 01:24:18AM +0000, Anson Huang wrote: > Freescale MMDC (Multi Mode DDR Controller) driver is supported > since i.MX6Q, but not yet documented, this patch adds binding > doc for MMDC module driver. > > Signed-off-by: Anson Huang > --- > Changes since V3: > - add i.MX6QP compatible name. > --- > .../bindings/memory-controllers/fsl/mmdc.txt | 33 ++++++++++++++++++++++ > 1 file changed, 33 insertions(+) > create mode 100644 Documentation/devicetree/bindings/memory-controllers/fsl/mmdc.txt > > diff --git a/Documentation/devicetree/bindings/memory-controllers/fsl/mmdc.txt b/Documentation/devicetree/bindings/memory-controllers/fsl/mmdc.txt > new file mode 100644 > index 0000000..e4e0b50 > --- /dev/null > +++ b/Documentation/devicetree/bindings/memory-controllers/fsl/mmdc.txt > @@ -0,0 +1,33 @@ > +Freescale Multi Mode DDR controller (MMDC) > + > +Required properties : > +- compatible : should be one of following: > + for i.MX6Q/i.MX6DL: > + - "fsl,imx6q-mmdc"; > + for i.MX6QP: > + - "fsl,imx6qp-mmdc", "fsl,imx6q-mmdc"; > + for i.MX6SL: > + - "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc"; > + for i.MX6SLL: > + - "fsl,imx6sll-mmdc", "fsl,imx6q-mmdc"; > + for i.MX6SX: > + - "fsl,imx6sx-mmdc", "fsl,imx6q-mmdc"; > + for i.MX6UL/i.MX6ULL/i.MX6ULZ: > + - "fsl,imx6ul-mmdc", "fsl,imx6q-mmdc"; > + for i.MX7ULP: > + - "fsl,imx7ulp-mmdc", "fsl,imx6q-mmdc"; > +- reg : address and size of MMDC DDR controller registers > + > +Optional properties : > +- clocks : the clock provided by the SoC to access the MMDC registers > + > +Example : > + mmdc0: memory-controller@21b0000 { /* MMDC0 */ > + compatible = "fsl,imx6q-mmdc"; > + reg = <0x021b0000 0x4000>; > + clocks = <&clks IMX6QDL_CLK_MMDC_P0_IPG>; > + } > + > + mmdc1: memory-controller@21b4000 { /* MMDC1 */ > + reg = <0x021b4000 0x4000>; What is this node? No compatible here should be considered invalid. Seems like maybe the 1st node should have 2 register ranges if you want a single device. Rob _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel