* [PATCH] arm64: dts: tegra210: Add L2 cache topology
@ 2019-02-01 3:43 Joseph Lo
2019-03-28 16:10 ` Thierry Reding
0 siblings, 1 reply; 2+ messages in thread
From: Joseph Lo @ 2019-02-01 3:43 UTC (permalink / raw)
To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo
Add L2 cache topology.
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
Notice that,
This patch depends on the series of CPU idle support[1].
And that one depneds on [2].
[1]: http://patchwork.ozlabs.org/project/linux-tegra/list/?series=89446
[2]: http://patchwork.ozlabs.org/project/linux-tegra/list/?series=84380
---
arch/arm64/boot/dts/nvidia/tegra210.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index 75534692604c..baf3d45c46e8 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -1319,6 +1319,7 @@
clock-names = "cpu_g", "pll_x", "pll_p", "dfll";
clock-latency = <300000>;
cpu-idle-states = <&C7>;
+ next-level-cache = <&L2>;
};
cpu@1 {
@@ -1326,6 +1327,7 @@
compatible = "arm,cortex-a57";
reg = <1>;
cpu-idle-states = <&C7>;
+ next-level-cache = <&L2>;
};
cpu@2 {
@@ -1333,6 +1335,7 @@
compatible = "arm,cortex-a57";
reg = <2>;
cpu-idle-states = <&C7>;
+ next-level-cache = <&L2>;
};
cpu@3 {
@@ -1340,6 +1343,7 @@
compatible = "arm,cortex-a57";
reg = <3>;
cpu-idle-states = <&C7>;
+ next-level-cache = <&L2>;
};
idle-states {
@@ -1356,6 +1360,10 @@
status = "disabled";
};
};
+
+ L2: l2-cache {
+ compatible = "cache";
+ };
};
timer {
--
2.20.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH] arm64: dts: tegra210: Add L2 cache topology
2019-02-01 3:43 [PATCH] arm64: dts: tegra210: Add L2 cache topology Joseph Lo
@ 2019-03-28 16:10 ` Thierry Reding
0 siblings, 0 replies; 2+ messages in thread
From: Thierry Reding @ 2019-03-28 16:10 UTC (permalink / raw)
To: Joseph Lo; +Cc: linux-tegra, linux-arm-kernel, Jonathan Hunter
[-- Attachment #1.1: Type: text/plain, Size: 556 bytes --]
On Fri, Feb 01, 2019 at 11:43:47AM +0800, Joseph Lo wrote:
> Add L2 cache topology.
>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
> Notice that,
> This patch depends on the series of CPU idle support[1].
> And that one depneds on [2].
> [1]: http://patchwork.ozlabs.org/project/linux-tegra/list/?series=89446
> [2]: http://patchwork.ozlabs.org/project/linux-tegra/list/?series=84380
> ---
> arch/arm64/boot/dts/nvidia/tegra210.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
Applied to for-5.2/arm64/dt, thanks.
Thierry
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
[-- Attachment #2: Type: text/plain, Size: 176 bytes --]
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2019-03-28 16:10 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2019-02-01 3:43 [PATCH] arm64: dts: tegra210: Add L2 cache topology Joseph Lo
2019-03-28 16:10 ` Thierry Reding
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).