From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.3 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE, SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id EF076C433E0 for ; Mon, 1 Jun 2020 11:56:59 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B66822074B for ; Mon, 1 Jun 2020 11:56:59 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="ioHNq/ZV" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B66822074B Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=PZNj8YM/Cqf6l6STDWOM7Jwqq9rR0K4RdKd92IKJqos=; b=ioHNq/ZVKz4dKr fiL6ZGKvoyic/9+1boYXtCCoFqM2333ZDql7q4iuhHuI5SggXjpeK1ugumq0pB9paHpT1JT+nnESd huyDaC/iO0YuGcAWaP39nIL0sH4k+XLlQbVxpNOF5PM9ygwF918FcEgSvU2qlz9HSabE+0BgKGnAw R1XPqzKC+sXebb0QUfYa4xjXMyAtwBnrzytKfQhNBUpDa9P1V1OIwwV+W+gj9sAh2CFT5c6O40uvw flOGJtT8o6YJvtJRDqq/JneFrEEkf4UZa2kJjTh1cVgNRUJ/OB3MciP7/k7MocU0yHboh4qNzUM23 lK9UDnCpizLUAy1R9ZJw==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jfj3q-0003Nn-ON; Mon, 01 Jun 2020 11:56:58 +0000 Received: from foss.arm.com ([217.140.110.172]) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jfj3n-0003N0-4m for linux-arm-kernel@lists.infradead.org; Mon, 01 Jun 2020 11:56:56 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 6BDFE55D; Mon, 1 Jun 2020 04:56:51 -0700 (PDT) Received: from gaia (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 291A23F52E; Mon, 1 Jun 2020 04:56:48 -0700 (PDT) Date: Mon, 1 Jun 2020 12:56:45 +0100 From: Catalin Marinas To: Zhenyu Ye Subject: Re: [PATCH v2 5/6] mm: tlb: Provide flush_*_tlb_range wrappers Message-ID: <20200601115644.GA23419@gaia> References: <20200423135656.2712-1-yezhenyu2@huawei.com> <20200423135656.2712-6-yezhenyu2@huawei.com> <20200522154254.GD26492@gaia> <20200526145244.GG17051@gaia> <0c6f79e4-f29a-d373-2e43-c4f87cf78b49@huawei.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <0c6f79e4-f29a-d373-2e43-c4f87cf78b49@huawei.com> User-Agent: Mutt/1.10.1 (2018-07-13) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200601_045655_272217_5708A022 X-CRM114-Status: GOOD ( 20.43 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, peterz@infradead.org, linux-mm@kvack.org, guohanjun@huawei.com, will@kernel.org, linux-arch@vger.kernel.org, yuzhao@google.com, aneesh.kumar@linux.ibm.com, steven.price@arm.com, arm@kernel.org, Dave.Martin@arm.com, arnd@arndb.de, suzuki.poulose@arm.com, npiggin@gmail.com, zhangshaokun@hisilicon.com, broonie@kernel.org, rostedt@goodmis.org, prime.zeng@hisilicon.com, kuhn.chenqun@huawei.com, tglx@linutronix.de, linux-arm-kernel@lists.infradead.org, xiexiangyou@huawei.com, linux-kernel@vger.kernel.org, maz@kernel.org, akpm@linux-foundation.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Zhenyu, On Sat, May 30, 2020 at 06:24:21PM +0800, Zhenyu Ye wrote: > On 2020/5/26 22:52, Catalin Marinas wrote: > > On Mon, May 25, 2020 at 03:19:42PM +0800, Zhenyu Ye wrote: > >> tlb_flush_##_pxx##_range() is used to set tlb->cleared_*, > >> flush_##_pxx##_tlb_range() will actually flush the TLB entry. > >> > >> In arch64, tlb_flush_p?d_range() is defined as: > >> > >> #define flush_pmd_tlb_range(vma, addr, end) flush_tlb_range(vma, addr, end) > >> #define flush_pud_tlb_range(vma, addr, end) flush_tlb_range(vma, addr, end) > > > > Currently, flush_p??_tlb_range() are generic and defined as above. I > > think in the generic code they can remain an alias for > > flush_tlb_range(). > > > > On arm64, we can redefine them as: > > > > #define flush_pte_tlb_range(vma, addr, end) __flush_tlb_range(vma, addr, end, 3) > > #define flush_pmd_tlb_range(vma, addr, end) __flush_tlb_range(vma, addr, end, 2) > > #define flush_pud_tlb_range(vma, addr, end) __flush_tlb_range(vma, addr, end, 1) > > #define flush_p4d_tlb_range(vma, addr, end) __flush_tlb_range(vma, addr, end, 0) > > > > (unless the compiler optimises away all the mmu_gather stuff in your > > macro above but they don't look trivial to me) > > I changed generic code before considering that other structures may also > use this feature, such as Power9. And Peter may want to replace all > flush_tlb_range() by tlb_flush() in the future, see [1] for details. > > If only enable this feature on aarch64, your codes are better. > > [1] https://lore.kernel.org/linux-arm-kernel/20200402163849.GM20713@hirez.programming.kicks-ass.net/ But we change the semantics slightly if we implement these as mmu_gather. For example, tlb_end_vma() -> tlb_flush_mmu_tlbonly() ends up calling mmu_notifier_invalidate_range() which it didn't before. I think we end up invoking the notifier unnecessarily in some cases (see the comment in __split_huge_pmd()) or we end up calling the notifier twice (e.g. pmdp_huge_clear_flush_notify()). > > Also, I don't see the new flush_pte_* and flush_p4d_* macros used > > anywhere and I don't think they are needed. The pte equivalent is > > flush_tlb_page() (we need to make sure it's not used on a pmd in the > > hugetlb context). > > flush_tlb_page() is used to flush only one page. If we add the > flush_pte_tlb_range(), then we can use it to flush a range of pages in > the future. If we know flush_tlb_page() is only called on a small page, could we add TTL information here as well? > But flush_pte_* and flush_p4d_* macros are really not used anywhere. I > will remove them in next version of series, and add them if someone > needs. I think it makes sense. -- Catalin _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel