From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1C794C433E0 for ; Thu, 2 Jul 2020 13:27:11 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DFACD2088E for ; Thu, 2 Jul 2020 13:27:10 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="jiXgyEHY"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="kO9dxGF3" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DFACD2088E Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=S92DgZtwLSNiqPTIGwRg9hXuJoV+uSq6m9NYWiiY5aY=; b=jiXgyEHYQP6p8OngXb2xnCpYe +lVxQMPTTf9FrsbekFu8RfDe4CwRwBei8XQkyw93Jr/dlZ8ejypqAf5KPqDsK2Fy6tDqgGPd+errs OhFT8kKrN1ZU3P7pF6CHwp6PjbETLm1Zt+QZfNMxXnWjne10xMUT1wIgyGHSVJCWrk/l6Nlz4bsjP sGJIgexPWOQjntMV1lRIMpJ0Pxz1KKWpzONCS6+beW/r6MuPzMwgxtPFz1hsr/nvMgxwH1hWZhSi7 PzN/GjefSkBD34Ft9LCuEjrqM+j8R863Jqzd3QK/zHBiI6aNks7vxvtZz01U+BS5bM3QY7yLRxDHw eHJtWmZ8A==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jqzDu-0004Xf-PO; Thu, 02 Jul 2020 13:25:54 +0000 Received: from esa3.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jqzDr-0004WU-UR for linux-arm-kernel@lists.infradead.org; Thu, 02 Jul 2020 13:25:53 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1593696351; x=1625232351; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=VGWuODLt2ODvXD535Grf0c3lCG9kNLN9yvCj8VH4DlQ=; b=kO9dxGF312pT5yn41IWXVi9UXSOnhmrSYJBT/0aKpAlthaappG94U2Sf LbVBkglN6CcpKGhx5zL+VCIjy+ThOGv1NQIXcjTtpZhI3/fTD8h6TFQPt KBqo0K6s7+Qqe5WE5vqF42M1YJtjNWaKsq229aV8MaEj8ZCE3IuIhqQK2 odPYHZOdEOkwCr3qjV2jSEuctIkLxht9RiEKL+0VAFfn/B+BVnB/sh5j1 iGRD046Orb0V7Ylxo5gU6svDtElkJRdFOasnzkn+6stjoJyaVypj/LAMQ zLfpEo3JeLMcCGQ1ODzxSeXkW2UJjKhlbLi9Tr+kHsZbud5PSPcq7B8G2 g==; IronPort-SDR: bflD1Rp14wu7ah2ORFDgharZm7WtPp6nFlfPLx5xUPGLjq8m/1V8xtjV+ozcK78nbquulpCWXA 6zsCQOXWlEHy7roL2IoLdrulV3HmMb9c1hZYXXGq81zAuTtm1eSpQVDdU+Rne2lDbg02/hFEw7 vXVC1/toHTTW4SpO6EuzPI0y6aHJBNXfPn9KEtyC/jlpmu+PQFJJZVsVhnWaW8FHAtqPNT/Rb6 ZyGNDFL9KJyrkcPtTNNJv6/AyPq+gtNWRoJ6/NMPvrKvX+GQ3ZLvSNa/XvuvuFE7WzUJNTU4La U08= X-IronPort-AV: E=Sophos;i="5.75,304,1589266800"; d="scan'208";a="82395038" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 02 Jul 2020 06:25:50 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 2 Jul 2020 06:25:30 -0700 Received: from ROB-ULT-M18282.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 2 Jul 2020 06:25:41 -0700 From: Eugen Hristev To: , , , , , , Subject: [PATCH 1/4] dt-bindings: media: csi2dc: add bindings for microchip csi2dc Date: Thu, 2 Jul 2020 16:23:56 +0300 Message-ID: <20200702132359.122844-2-eugen.hristev@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200702132359.122844-1-eugen.hristev@microchip.com> References: <20200702132359.122844-1-eugen.hristev@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200702_092552_133353_D90BF66E X-CRM114-Status: GOOD ( 15.97 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Eugen Hristev Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add bindings documentation for microchip CSI2 Demultiplexer controller. CSI2DC is a demultiplexer from Synopsys IDI interface specification to parallel interface connection or direct memory access. Signed-off-by: Eugen Hristev --- .../bindings/media/microchip,csi2dc.yaml | 186 ++++++++++++++++++ 1 file changed, 186 insertions(+) create mode 100644 Documentation/devicetree/bindings/media/microchip,csi2dc.yaml diff --git a/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml b/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml new file mode 100644 index 000000000000..1a4169e09111 --- /dev/null +++ b/Documentation/devicetree/bindings/media/microchip,csi2dc.yaml @@ -0,0 +1,186 @@ +# SPDX-License-Identifier: GPL-2.0-only +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/microchip,csi2dc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip CSI2 Demux Controller (CSI2DC) + +maintainers: + - Eugen Hristev + +description: + CSI2DC - Camera Serial Interface 2 Demux Controller + + CSI2DC is a hardware block that receives incoming data from an IDI interface + and filters packets based on their data type and virtual channel identifier, + then converts the byte stream into a cross clock domain to a pixel stream + to a parallel interface that can be read by a sensor controller. + + CSI2DC provides two pipes, one video pipe and one data pipe. Video pipe + is connected to a sensor controller and the data pipe is accessible + as a DMA slave port to a DMA controller. + + CSI2DC supports a single 'port' node as a source pad with Synopsys 32-bit + IDI interface. The connected endpoint must be a IDI interface compatible + device (like Synopsys CSI2HOST) , that can provide 32-bit IDI interface + connection as sink pad. + It should contain one 'port' child node with one child 'endpoint' node. + This node should always have the 'reg' property as 0, being the first child + node. + For media entity and endpoints please refer to the bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt. + For Synopsys IDI interface please refer to + Documentation/devicetree/bindings/media/snps,dw-csi-plat.txt + + CSI2DC supports one 'port' node as sink pad with parallel interface. This is + called video pipe. + The reg property inside this 'port' node must have the 'reg' property as 1, + being the second child node. + This node must have one 'endpoint', and this 'endpoint' is related to the + virtual channel identifier. + The 'reg' property inside this 'endpoint' represents the CSI2 virtual channel + identifier. + This 'endpoint' can then be used as a source pad for another controller + (next in pipeline). + Please refer to the bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt. + + CSI2DC must have two clocks to function correctly. One clock is the + peripheral clock for the inside functionality of the hardware block. + This is named 'pclk'. The second clock must be the cross domain clock, + in which CSI2DC will perform clock crossing. This clock must be fed + by the next controller in pipeline, which usually is a sensor controller. + Normally this clock should be given by this sensor controller who + is also a clock source. This clock is named 'scck', sensor controller clock. + + CSI2DC also supports direct access to the data through AHB, via DMA channel, + called data pipe. + Because of this, the sink 'port' child node (second) is not mandatory. + If the sink 'port' child node is missing, only data pipe is available. + +properties: + compatible: + const: microchip,sama7g5-csi2dc + + reg: + description: + Physical base address and length of the registers set for the device. + maxItems: 1 + + clocks: + maxItems: 2 + + clock-names: + items: + - const: pclk + - const: scck + + microchip,clk-gated: + type: boolean + description: + If present, indicates that the clock is gated. + Otherwise, the clock is free-running. + + microchip,inter-line-delay: + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - minimum: 1 + - maximum: 16 + default: 16 + description: + Indicates how many clock cycles should be introduced between each line. + + port@0: + type: object + description: + Input port node, single endpoint describing the input pad. + + properties: + reg: + const: 0 + + endpoint: + type: object + + properties: + remote-endpoint: true + + required: + - remote-endpoint + - reg + + additionalProperties: false + + additionalProperties: false + + port@1: + type: object + description: + Output port node, single endpoint, describing the output pad. + + properties: + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + reg: + const: 1 + + patternProperties: + "^endpoint@[0-9a-f]$": + type: object + + properties: + reg: + enum: [0, 1, 2, 3] + description: virtual channel for the endpoint + + remote-endpoint: true + + required: + - remote-endpoint + - reg + + additionalProperties: false + + additionalProperties: false + +required: + - compatible + - reg + - clocks + - clock-names + - ports + +examples: + - | + csi2dc@e1404000 { + compatible = "microchip,sama7g5-csi2dc"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0xe1404000 0x500>; + clocks = <&pclk>, <&ssck>; + clock-names = "pclk", "ssck"; + + port@0 { + reg = <0>; /* must be 0, first child port */ + csi2dc_in: endpoint { /* input from IDI interface */ + remote-endpoint = <&csi2host_out>; + }; + }; + + port@1 { + #address-cells = <1>; + #size-cells = <0>; + reg = <1>; /* must be 1, second child port */ + csi2dc_out: endpoint@2 { + reg = <2>; /* virtual channel identifier */ + remote-endpoint = <&xisc_in>; /* output to sensor controller */ + }; + }; + }; + +... -- 2.25.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel