From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.2 required=3.0 tests=DKIM_ADSP_CUSTOM_MED, DKIM_SIGNED,DKIM_VALID,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE, SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 130D2C433DF for ; Wed, 8 Jul 2020 20:38:35 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B9BD7206DF for ; Wed, 8 Jul 2020 20:38:34 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="hU49cF0h"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eSgUQGtc" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B9BD7206DF Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=w2Y48rB2xRNR5QDgT8j12SDFbATe72MdBXlAk/EC+Ec=; b=hU49cF0hU0bF8Bh9O2NAqpGMp 5PZLUzZnb+j3ySE7KAlbsH1/Tii+oIvtiFyJjvjvpjxxpSgXmxjN4hxNzOrVCp0PzzylzxZaU2W4w SLDruZ2R0JCaimg7UYdsx3U+q/HKYJd479HzyFe8vghG3HJkRTyZAEWtHPPcTOiqxObnugrHZ3GJH kneye0WLb4/V45SIWty14QX1qcYZfnYf6oz5jl2iqP3Z0aI97Bfr0v0djcHfLih3yBkMzOaOxV8ni M1WmGOmxzkKayTCHe8bv2hmuxZndkTzH+OQbf14otB03zt9k4+pO9UMJ9Qoo65jzpnX7VcdLKYm5w e6F08eY1g==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jtGoV-0000CD-Po; Wed, 08 Jul 2020 20:37:07 +0000 Received: from mail-pl1-x641.google.com ([2607:f8b0:4864:20::641]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jtGoT-0000BH-K5 for linux-arm-kernel@lists.infradead.org; Wed, 08 Jul 2020 20:37:06 +0000 Received: by mail-pl1-x641.google.com with SMTP id x11so18656561plo.7 for ; Wed, 08 Jul 2020 13:37:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=52LwTTDHL52CPmera1ICXK0GwQWLs0yw6h+bAZf5d58=; b=eSgUQGtcqxtuwNGKTm8IGyagExgEIIsl3RfoodxZdaHUHC779bDDYtygQeDVaBgOKU +Zpcea+zd9LvHitAfpecn5O71GBpZMCuiVTDsQv3EPBjLObqKOMKhUr6Kz8LpWm/KyZr uhATACY3Nz19pWQsFnE/7JRpsTISoWkS+lwMbaLjnhCTl/dvfQV7mk9jj1nwVnXn3rUK zyDn7cJej0CAY4HDcymwpULukYtRh54U0mtg+/b+HSDP7cgyY79TTcOcumVyMdzN2ELD ccP4c4sSKJ+Kc/kPW/rFESldew00EQJHYwk7Mw1BYwVfwBN8nuNNf4EXf45qFTYfYzIp DZrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=52LwTTDHL52CPmera1ICXK0GwQWLs0yw6h+bAZf5d58=; b=Y6PZM5ywYZ5w9GVhQZG1uc65NlhNJ2B9davvU+VhEZ7sm5ivBaKJDEoXveH6xxKiPr Ry1haKgbcp/WWMimQXKhZJGs4lF2Q2I4v7eMhU2/T4zAIt/Cj9b6heQH6uT6fx2ndH9H P+AEW4OBJZ7fWhKz4QPA2sHOMx8V6QDLflJA2fmhNfeJw3htxmfGmmmb264H2mBjDzWh lm4pPlZTxRIlWKLyXq/TJ/OKh0DMHMNSVc2t8QTL5qx2bcstxwRhVZouoT1Y5zC3z5FJ J6GM7k3ZCBgGbP+jq1LpeZlT+eDeMwqHmnNqzudJ1fZkmP/+ZO/GhRinMbMdalFl1yp8 ig1Q== X-Gm-Message-State: AOAM531JfB5irpU8de9NUCWufSuJ5nEgXi3rb/D+O4DE47Xxm+joNbWF J0p2P3V3KY/jECKwdjyTyAI= X-Google-Smtp-Source: ABdhPJwpGTiYJO8gpyu5euUywT+qnBK5iXzDI6Lx7kwvqto2YeAirm6kvWXwpcqnXfnmyFf0w2RclA== X-Received: by 2002:a17:902:9a4b:: with SMTP id x11mr44361319plv.150.1594240623210; Wed, 08 Jul 2020 13:37:03 -0700 (PDT) Received: from Asurada-Nvidia (searspoint.nvidia.com. [216.228.112.21]) by smtp.gmail.com with ESMTPSA id y17sm577996pfe.30.2020.07.08.13.37.02 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 08 Jul 2020 13:37:02 -0700 (PDT) Date: Wed, 8 Jul 2020 13:36:50 -0700 From: Nicolin Chen To: Krishna Reddy Subject: Re: [PATCH v10 3/5] iommu/arm-smmu: add NVIDIA implementation for ARM MMU-500 usage Message-ID: <20200708203648.GB28080@Asurada-Nvidia> References: <20200708050017.31563-1-vdumpa@nvidia.com> <20200708050017.31563-4-vdumpa@nvidia.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20200708050017.31563-4-vdumpa@nvidia.com> User-Agent: Mutt/1.9.4 (2018-02-28) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200708_163705_715531_51B50D06 X-CRM114-Status: GOOD ( 10.85 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: snikam@nvidia.com, devicetree@vger.kernel.org, mperttunen@nvidia.com, praithatha@nvidia.com, bhuntsman@nvidia.com, will@kernel.org, joro@8bytes.org, linux-kernel@vger.kernel.org, jonathanh@nvidia.com, talho@nvidia.com, iommu@lists.linux-foundation.org, robh+dt@kernel.org, nicolinc@nvidia.com, linux-tegra@vger.kernel.org, yhsu@nvidia.com, treding@nvidia.com, robin.murphy@arm.com, linux-arm-kernel@lists.infradead.org, bbiswas@nvidia.com Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Tue, Jul 07, 2020 at 10:00:15PM -0700, Krishna Reddy wrote: > NVIDIA's Tegra194 SoC has three ARM MMU-500 instances. > It uses two of the ARM MMU-500s together to interleave IOVA > accesses across them and must be programmed identically. > This implementation supports programming the two ARM MMU-500s > that must be programmed identically. > > The third ARM MMU-500 instance is supported by standard > arm-smmu.c driver itself. > > Signed-off-by: Krishna Reddy Reviewed-by: Nicolin Chen _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel