From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F1CCEC433E3 for ; Fri, 31 Jul 2020 08:54:37 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C1F7220829 for ; Fri, 31 Jul 2020 08:54:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="L8bBlFC9" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C1F7220829 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=sigxcpu.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=F9OFWnpx54Uo2Lv+4naQhQ5dOWmBbQbjZbg/7O7o2x8=; b=L8bBlFC9r2fAcSqCih4Hn+N5c 84o93SViqtfMjLWJcfMFYPoTYolSNZ9qA379YhdwciZErZC+oS9nARyomeP/A+BWsuuUZewZRiHHl VuzjCKKMCh83SXnuhZBW8OQZmVJCd5LqPzRR7HpxfUEe8TFmjRhc3CBiX1DNhJlXebJ7IkQze5OfS doGXPNoM9TQDo9j6chN3ECvYsKs2kDEPYchfVuFKeM2UaqeYfzYj9YIgTJIzLDt0TB9dn7JR10w33 2KGv/nm38c+D7k2YFfZDpPII3W0I1/eN+VAo+Bak3G0BswqmGzGiYCbtCqMMCOJaQ5VPCF7JCSYHb SMhrQSPIA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1k1Qml-0002TV-Bn; Fri, 31 Jul 2020 08:53:03 +0000 Received: from honk.sigxcpu.org ([24.134.29.49]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1k1Qmi-0002S9-K2 for linux-arm-kernel@lists.infradead.org; Fri, 31 Jul 2020 08:53:02 +0000 Received: from localhost (localhost [127.0.0.1]) by honk.sigxcpu.org (Postfix) with ESMTP id F021EFB04; Fri, 31 Jul 2020 10:52:56 +0200 (CEST) X-Virus-Scanned: Debian amavisd-new at honk.sigxcpu.org Received: from honk.sigxcpu.org ([127.0.0.1]) by localhost (honk.sigxcpu.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id IQOtMZwUpzP6; Fri, 31 Jul 2020 10:52:55 +0200 (CEST) Received: by bogon.sigxcpu.org (Postfix, from userid 1000) id AB0654537D; Fri, 31 Jul 2020 10:52:54 +0200 (CEST) Date: Fri, 31 Jul 2020 10:52:54 +0200 From: Guido =?iso-8859-1?Q?G=FCnther?= To: Laurentiu Palcu Subject: Re: [PATCH v9 5/5] dt-bindings: display: imx: add bindings for DCSS Message-ID: <20200731085254.GC12560@bogon.m.sigxcpu.org> References: <20200731081836.3048-1-laurentiu.palcu@oss.nxp.com> <20200731081836.3048-6-laurentiu.palcu@oss.nxp.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20200731081836.3048-6-laurentiu.palcu@oss.nxp.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200731_045300_816848_15C1FE4D X-CRM114-Status: GOOD ( 21.55 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, Philipp Zabel , David Airlie , Fabio Estevam , Sascha Hauer , lukas@mntmn.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Rob Herring , NXP Linux Team , Daniel Vetter , Laurentiu Palcu , Shawn Guo , Pengutronix Kernel Team , linux-arm-kernel@lists.infradead.org, Lucas Stach Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, On Fri, Jul 31, 2020 at 11:18:33AM +0300, Laurentiu Palcu wrote: > From: Laurentiu Palcu > = > Add bindings for iMX8MQ Display Controller Subsystem. > = > Signed-off-by: Laurentiu Palcu > --- > Changes in v9: > * Include imx8mq-clock.h in the example so we can use clock names > instead of their values; Reviewed-by: Guido G=FCnther = (and passed DT bindings check for me) -- Guido > = > .../bindings/display/imx/nxp,imx8mq-dcss.yaml | 108 ++++++++++++++++++ > 1 file changed, 108 insertions(+) > create mode 100644 Documentation/devicetree/bindings/display/imx/nxp,imx= 8mq-dcss.yaml > = > diff --git a/Documentation/devicetree/bindings/display/imx/nxp,imx8mq-dcs= s.yaml b/Documentation/devicetree/bindings/display/imx/nxp,imx8mq-dcss.yaml > new file mode 100644 > index 000000000000..f1f25aa794d9 > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/imx/nxp,imx8mq-dcss.yaml > @@ -0,0 +1,108 @@ > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) > +# Copyright 2019 NXP > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/display/imx/nxp,imx8mq-dcss.yaml#" > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > + > +title: iMX8MQ Display Controller Subsystem (DCSS) > + > +maintainers: > + - Laurentiu Palcu > + > +description: > + > + The DCSS (display controller sub system) is used to source up to three > + display buffers, compose them, and drive a display using HDMI 2.0a(wit= h HDCP > + 2.2) or MIPI-DSI. The DCSS is intended to support up to 4kp60 displays= . HDR10 > + image processing capabilities are included to provide a solution capab= le of > + driving next generation high dynamic range displays. > + > +properties: > + compatible: > + const: nxp,imx8mq-dcss > + > + reg: > + items: > + - description: DCSS base address and size, up to IRQ steer start > + - description: DCSS BLKCTL base address and size > + > + interrupts: > + items: > + - description: Context loader completion and error interrupt > + - description: DTG interrupt used to signal context loader trigger= time > + - description: DTG interrupt for Vblank > + > + interrupt-names: > + items: > + - const: ctxld > + - const: ctxld_kick > + - const: vblank > + > + clocks: > + items: > + - description: Display APB clock for all peripheral PIO access int= erfaces > + - description: Display AXI clock needed by DPR, Scaler, RTRAM_CTRL > + - description: RTRAM clock > + - description: Pixel clock, can be driven either by HDMI phy clock= or MIPI > + - description: DTRC clock, needed by video decompressor > + > + clock-names: > + items: > + - const: apb > + - const: axi > + - const: rtrm > + - const: pix > + - const: dtrc > + > + assigned-clocks: > + items: > + - description: Phandle and clock specifier of IMX8MQ_CLK_DISP_AXI_= ROOT > + - description: Phandle and clock specifier of IMX8MQ_CLK_DISP_RTRM > + - description: Phandle and clock specifier of either IMX8MQ_VIDEO2= _PLL1_REF_SEL or > + IMX8MQ_VIDEO_PLL1_REF_SEL > + > + assigned-clock-parents: > + items: > + - description: Phandle and clock specifier of IMX8MQ_SYS1_PLL_800M > + - description: Phandle and clock specifier of IMX8MQ_SYS1_PLL_800M > + - description: Phandle and clock specifier of IMX8MQ_CLK_27M > + > + assigned-clock-rates: > + items: > + - description: Must be 800 MHz > + - description: Must be 400 MHz > + > + port: > + type: object > + description: > + A port node pointing to the input port of a HDMI/DP or MIPI displa= y bridge. > + > +additionalProperties: false > + > +examples: > + - | > + #include > + dcss: display-controller@32e00000 { > + compatible =3D "nxp,imx8mq-dcss"; > + reg =3D <0x32e00000 0x2d000>, <0x32e2f000 0x1000>; > + interrupts =3D <6>, <8>, <9>; > + interrupt-names =3D "ctxld", "ctxld_kick", "vblank"; > + interrupt-parent =3D <&irqsteer>; > + clocks =3D <&clk IMX8MQ_CLK_DISP_APB_ROOT>, <&clk IMX8MQ_CLK_DIS= P_AXI_ROOT>, > + <&clk IMX8MQ_CLK_DISP_RTRM_ROOT>, <&clk IMX8MQ_VIDEO2_P= LL_OUT>, > + <&clk IMX8MQ_CLK_DISP_DTRC>; > + clock-names =3D "apb", "axi", "rtrm", "pix", "dtrc"; > + assigned-clocks =3D <&clk IMX8MQ_CLK_DISP_AXI>, <&clk IMX8MQ_CLK= _DISP_RTRM>, > + <&clk IMX8MQ_VIDEO2_PLL1_REF_SEL>; > + assigned-clock-parents =3D <&clk IMX8MQ_SYS1_PLL_800M>, <&clk IM= X8MQ_SYS1_PLL_800M>, > + <&clk IMX8MQ_CLK_27M>; > + assigned-clock-rates =3D <800000000>, > + <400000000>; > + port { > + dcss_out: endpoint { > + remote-endpoint =3D <&hdmi_in>; > + }; > + }; > + }; > + > -- = > 2.23.0 > = _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel