From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1DD90C433E2 for ; Fri, 28 Aug 2020 12:08:28 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DBBB82086A for ; Fri, 28 Aug 2020 12:08:27 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="EfQtzDEs"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="DB3DuWnG" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DBBB82086A Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=LAzGzUI1kL52O0aCRh59PU82TDTi+uQxFUNZ6PtJPlM=; b=EfQtzDEskEJ3W1OEwdXZV0gjd ifIsxhvXBmZ4YaIc2GPHUvt8K2C0A0kxBlMwmn3JxowVJmFPKuX7Rmn6L2v9jyHpQnByKSfoyC8rB uzrPf+KZlGEeyW/43QlNJTOKfl5BkJzk1hDFEe7DJqFsAofEFYJdrzdFjCbQfr2MuRWR477RT0/X7 1pjMyAWCBmNn9pOMRUhyxF21EXw8ZqQbG/J+EGApoWhGTM7BqNZnChqdFCnGFnLgH/KOUwjyuc21d x1VIplVQ1mtEDs9IqMXUsTckR5QRJDBSL1ng89SsU65iqHxDh7jzGkaPgDeVR5Sp96VImGQP14++U l9AgL3Pdg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kBd9o-0001XF-FO; Fri, 28 Aug 2020 12:07:00 +0000 Received: from mail-vk1-xa42.google.com ([2607:f8b0:4864:20::a42]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kBd9j-0001Wv-1z for linux-arm-kernel@lists.infradead.org; Fri, 28 Aug 2020 12:06:58 +0000 Received: by mail-vk1-xa42.google.com with SMTP id s127so160609vkg.3 for ; Fri, 28 Aug 2020 05:06:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=d6PvVFdNEXqrisTqlB/SwjexIHyVp9z/FWKW+XWK+dg=; b=DB3DuWnGy9DxF5THrJXbcjwYGeSgP7Wsf/P0IlXzlgUoujukUJjO+afTBup3gUB29Y w+1IG36r/UACEKFpaIXkluY1E2xEjokiZxy7JgfahNhoxtL2VLIcXA8K/tn3hk+OHMqu 6eNmWqS0GdOqU0cLI98e3XAHPUt0/z6OIpP9fSXymhCYajyT4zhkoitHevFJzw59xtBn tC8JLIgO72yxJZLsW71CsGkF36B1P6BeM8sSK1ELJ6B6CSMmXHJWWAWaoPQolvCTljln GV+rR2te4RAD/m2VPRGBcu5RmMBUydGIBjN00LIaf0u4atqHQFqRgOcjxQ/XogTRgdO4 CrwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=d6PvVFdNEXqrisTqlB/SwjexIHyVp9z/FWKW+XWK+dg=; b=JvjKZeKHPsBGLmACPP1fYoR9lo2adqHvCpB/vgIQPYQZe9fLvtez8i/WZa9NkjXOXB 2rPEmI1u3M5m9HtSE4/sYEJCI1RKKhoJNqJFikS++1s6jUDsAN6GwM7p7siewAW/Yxzn +o06hBUjanvkfassrn25ou6n5qy+wbOoqGyUn9GoXDDqicmWGT5biCeWDLYSO4vQM15f Y3zX9qmoKIX1AMo1/fPqTWCGJQ4/JLkYROqjue3keC0PPdzh+MD6mRsE4qob12VlK8Ux ROTm/sCWrnTelERzBkroodofdKJChVX6/cGoI2aAbXwTSyc6sPvw/p8UYfDG6aAqLcxJ MiWg== X-Gm-Message-State: AOAM531pjl0TZliSbaBI0+ASCiuxXwsN0+e9NYI0Tqco6+/0lPKUmixS Xq9G7waTBUzna7gi5p5yx7bMcsX4hv5W X-Google-Smtp-Source: ABdhPJxn0WX99+39mM8B4VO7nY4s/6kZZ+XAIiXnJVKTG+D+TYkIOjQOet6BU1RegdaPnBtctyr8tA== X-Received: by 2002:a62:dd8a:: with SMTP id w132mr1029481pff.220.1598616061949; Fri, 28 Aug 2020 05:01:01 -0700 (PDT) Received: from mani ([2409:4072:6d87:4cd4:5db4:99cb:1fe6:fc86]) by smtp.gmail.com with ESMTPSA id k5sm1215520pjq.5.2020.08.28.05.00.58 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 28 Aug 2020 05:01:01 -0700 (PDT) Date: Fri, 28 Aug 2020 17:30:54 +0530 From: Manivannan Sadhasivam To: sboyd@kernel.org Subject: Re: [PATCH v7 04/10] clk: actions: Add MMC clock-register reset bits Message-ID: <20200828120054.GD9143@mani> References: <1595180527-11320-1-git-send-email-amittomer25@gmail.com> <1595180527-11320-5-git-send-email-amittomer25@gmail.com> <20200828115431.GA9143@mani> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20200828115431.GA9143@mani> User-Agent: Mutt/1.9.4 (2018-02-28) X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200828_080655_116793_350A756A X-CRM114-Status: GOOD ( 21.81 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: andre.przywara@arm.com, linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org, cristian.ciocaltea@gmail.com, amittomer25@gmail.com, afaerber@suse.de, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 0828, Manivannan Sadhasivam wrote: > On 0719, Amit Singh Tomar wrote: > > This commit adds reset bits needed for MMC clock registers present > > on Actions S700 SoC. > > > > Reviewed-by: Manivannan Sadhasivam > > Signed-off-by: Amit Singh Tomar > > Stephen, can you please apply this patch? I'll queue the dts bits for v5.10. > Just realized that you'd need to have the bindings patch also. I've asked Amit to resend with you in CC for that patch. Thanks, Mani > Andreas: Let me know if you want to do the PR! These patches are waiting to be > queued for a while... > > Thanks, > Mani > > > --- > > Changes since v6: > > * No change. > > Changes since v5: > > * Added Mani's Reviewed-by: tag. > > Changes from v4: > > * Reordered it from 03/10 to 04/10. > > Changes from v3: > > * NO change. > > Changes from v2: > > * No change. > > Changes from v1: > > * No change. > > Changes from RFC: > > * No change. > > --- > > drivers/clk/actions/owl-s700.c | 3 +++ > > 1 file changed, 3 insertions(+) > > > > diff --git a/drivers/clk/actions/owl-s700.c b/drivers/clk/actions/owl-s700.c > > index a2f34d13fb54..cd60eca7727d 100644 > > --- a/drivers/clk/actions/owl-s700.c > > +++ b/drivers/clk/actions/owl-s700.c > > @@ -577,6 +577,9 @@ static const struct owl_reset_map s700_resets[] = { > > [RESET_DSI] = { CMU_DEVRST0, BIT(2) }, > > [RESET_CSI] = { CMU_DEVRST0, BIT(13) }, > > [RESET_SI] = { CMU_DEVRST0, BIT(14) }, > > + [RESET_SD0] = { CMU_DEVRST0, BIT(22) }, > > + [RESET_SD1] = { CMU_DEVRST0, BIT(23) }, > > + [RESET_SD2] = { CMU_DEVRST0, BIT(24) }, > > [RESET_I2C0] = { CMU_DEVRST1, BIT(0) }, > > [RESET_I2C1] = { CMU_DEVRST1, BIT(1) }, > > [RESET_I2C2] = { CMU_DEVRST1, BIT(2) }, > > -- > > 2.7.4 > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel