From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B91B3C433E2 for ; Tue, 8 Sep 2020 23:06:42 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5E77B2080A for ; Tue, 8 Sep 2020 23:06:42 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="hsNrT+kM" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5E77B2080A Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=ax2psTJCmpg2rEHgS+wUeksyVcWrC5R576bitNV0vVk=; b=hsNrT+kMsfitGPlnk0c3c+ohK 1PRGJAbOjY6ckMgsTTVSn0bl5p9CGSDxt4khPsS9U6qeYA3emFVHnuwKHXlmvA86423x0sia6Nkid 44SWebC65jQf7LSYvfykduD88iTFJrPe/TB3oCoxUkasulmedPDnNvrX9UWZTi7rZP91OF7eoy/lF +m3kLP+OJuGxSsnPbpUxC5mxstaufA/d3e8xL+ml5PV5P4RCJLPWnx6YIgiCTXg5cR/+fgp42HUUy Joh2GkJK/wurl6RL66UuKVIoGKHd3i9QkJCVUILnwGRgonvUwqrNt1S98aPmOqW/dP0VzhRAufXcL 6hzcjW5SQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kFmg3-0006d1-86; Tue, 08 Sep 2020 23:05:27 +0000 Received: from mail-il1-f193.google.com ([209.85.166.193]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kFmfz-0006cd-UY for linux-arm-kernel@lists.infradead.org; Tue, 08 Sep 2020 23:05:24 +0000 Received: by mail-il1-f193.google.com with SMTP id h11so520991ilj.11 for ; Tue, 08 Sep 2020 16:05:23 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=/qeqE/5fPzRv3YsJ66Yy8YazV/xbUggNlRPkCJRA0bA=; b=ZBkzQYXb71+jk6pwe01BVObwU7LY+5ixyiGuI2i9G5W2Z5YKsEfOAllAfGU4bqfYWr wuWLUj34KB/sMhkfKK+NYcpH3nx7n55EcPXctCuOFqYwUz8MEghmaQ3A/dYh3wG9dJVd 0dgqIgjcaBWOTYS8dVCkje7Mlw58lhvqktQg8HxwH7bwjJrlSHbIYjQDsn60cgXjBAb8 fr8AMkSXt5gDocKoiCRva5qFgYgAWNlxNvFw1BdtvFTJRdugCR9LUC3z/0Aewm9xoPNE raLnEsDwDVeQ5YzJ54bxHlsFWB8VxYYQRy1qhKeKqTqunntYEB+Xwq6WNlkkDDex8dNw yq+w== X-Gm-Message-State: AOAM533S236DE3lBnJyeqgc1W40SnNiToa9a4/WZ506a9FUghK+C8Q+G 2r6GmC0MeWwvTgjVZI8UvA== X-Google-Smtp-Source: ABdhPJypClO7IsDzE/xubvRHVl36SEZhjCvZo/KL6SE1PsR7GzOL7aa0mOKH4UtHDf4daBKwVdq/9Q== X-Received: by 2002:a92:c009:: with SMTP id q9mr1098800ild.73.1599606323035; Tue, 08 Sep 2020 16:05:23 -0700 (PDT) Received: from xps15 ([64.188.179.251]) by smtp.gmail.com with ESMTPSA id k2sm372555ioj.2.2020.09.08.16.05.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Sep 2020 16:05:22 -0700 (PDT) Received: (nullmailer pid 1108505 invoked by uid 1000); Tue, 08 Sep 2020 23:05:20 -0000 Date: Tue, 8 Sep 2020 17:05:20 -0600 From: Rob Herring To: Manish Narani Subject: Re: [PATCH 1/2] dt-bindings: usb: dwc3-xilinx: Add documentation for Versal DWC3 Controller Message-ID: <20200908230520.GA1102401@bogus> References: <1598467441-124203-1-git-send-email-manish.narani@xilinx.com> <1598467441-124203-2-git-send-email-manish.narani@xilinx.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <1598467441-124203-2-git-send-email-manish.narani@xilinx.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200908_190523_994689_020F55F2 X-CRM114-Status: GOOD ( 20.95 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, balbi@kernel.org, gregkh@linuxfoundation.org, linux-usb@vger.kernel.org, michal.simek@xilinx.com, linux-kernel@vger.kernel.org, git@xilinx.com, p.zabel@pengutronix.de, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Thu, Aug 27, 2020 at 12:14:00AM +0530, Manish Narani wrote: > Add documentation for Versal DWC3 controller. Add required property > 'reg' for the same. Also add optional properties for snps,dwc3. > > Signed-off-by: Manish Narani > --- > .../devicetree/bindings/usb/dwc3-xilinx.txt | 12 +++++++++++- > 1 file changed, 11 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.txt b/Documentation/devicetree/bindings/usb/dwc3-xilinx.txt > index 4aae5b2cef56..dd41ed831411 100644 > --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.txt > +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.txt > @@ -1,7 +1,8 @@ > Xilinx SuperSpeed DWC3 USB SoC controller > > Required properties: > -- compatible: Should contain "xlnx,zynqmp-dwc3" > +- compatible: May contain "xlnx,zynqmp-dwc3" or "xlnx,versal-dwc3" > +- reg: Base address and length of the register control block > - clocks: A list of phandles for the clocks listed in clock-names > - clock-names: Should contain the following: > "bus_clk" Master/Core clock, have to be >= 125 MHz for SS > @@ -13,12 +14,19 @@ Required child node: > A child node must exist to represent the core DWC3 IP block. The name of > the node is not important. The content of the node is defined in dwc3.txt. > > +Optional properties for snps,dwc3: > +- dma-coherent: Enable this flag if CCI is enabled in design. Adding this > + flag configures Global SoC bus Configuration Register and > + Xilinx USB 3.0 IP - USB coherency register to enable CCI. > +- interrupt-names: This property provides the names of the interrupt ids used You have to define what the names are. 'dwc_usb3' seems pretty pointless if only 1 name. > + > Example device node: > > usb@0 { > #address-cells = <0x2>; > #size-cells = <0x1>; > compatible = "xlnx,zynqmp-dwc3"; > + reg = <0x0 0xff9d0000 0x0 0x100>; > clock-names = "bus_clk" "ref_clk"; > clocks = <&clk125>, <&clk125>; > ranges; > @@ -26,7 +34,9 @@ Example device node: > dwc3@fe200000 { > compatible = "snps,dwc3"; > reg = <0x0 0xfe200000 0x40000>; > + interrupt-name = "dwc_usb3"; > interrupts = <0x0 0x41 0x4>; > dr_mode = "host"; > + dma-coherent; > }; > }; > -- > 2.17.1 > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel