From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-10.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3D403C43461 for ; Wed, 9 Sep 2020 20:24:27 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E17A0208CA for ; Wed, 9 Sep 2020 20:24:26 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="FYbAEifw" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org E17A0208CA Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=jeI3BBL5bkIz6nTGH6vLUf2Xj5uIzP7gWJFvyCyqsZY=; b=FYbAEifwc70TaRM4uBRA7XlBa 05eA0A24akuOAaWCjbF6PEC7K4d3IB359t2wkjibHARcMB/8TXTbkSh2/2fWDtzT6gb+LSELNHXMg gU4UZJmqxWQGLi6qfuqniKejam5xFqa6olRdLHle/mbkufNACh5erPtfQAP6yCA6w9U8s7xBshJxy RSTM5TGGQyUsmy35xR98KpbsbISjziGaRG/+O47M6+a9wlIrbFCd3eyNFsObVSxh3nW/GXgsv35k6 fQFDFzPirawnuyU+ZU391Snc2C5ms4CiC1hEqpIZjGAFDYUAuiyrfA8cbvORuaIrlAheeUCcOCtM9 GUhiHfTUg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kG6cV-0003zo-8Z; Wed, 09 Sep 2020 20:23:07 +0000 Received: from mail-il1-f194.google.com ([209.85.166.194]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kG6cT-0003z9-Nx for linux-arm-kernel@lists.infradead.org; Wed, 09 Sep 2020 20:23:06 +0000 Received: by mail-il1-f194.google.com with SMTP id t16so3553095ilf.13 for ; Wed, 09 Sep 2020 13:23:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=p/XHmGhJiyARP/AywHLjGyFW+zNdKo78DZXJUs497vk=; b=qznfHvdFyQftTNVC2MijE9xv9A6Dah8kVvxXq/16FzrU0eXDx//+DeO4J6avqgnppn 4IEiJTilFV1w7AVhzJ76TvKZY58iOrdduOCEvXTIcA7xguVqMis4hkLmvazKgexj9aK1 +TfqKAewgvHUu434bfbYnkcUSgwAu9+wmDREJ1yLZ0hS2atxNvLgiHvPvFbUklqG/Hm9 X3EKO6w6AinGgcdOwFZKT5TvuiawsBSh2q4Wp0zLBia7pTe1r8ExW8GT44w313EnipCo y3DP/k1jDUqVGyOUO1+ZVTzYXtg98zGkht+1Kf7Jd+nPylS4EXG3TxgzFSjAAkRmmxsx tnsA== X-Gm-Message-State: AOAM531rgWlzBezsDtauDLw71LeGDOdoOdMr/ZX3pzd28aI3LDMHaDn/ 8zP4SJFsLxcgrzp+XxNBeQ== X-Google-Smtp-Source: ABdhPJwGgJMfrg41VCSlFUyxeF4VEeQtHEzW/mNeG0zBjw9Qla8f2sLKD3BFKup9Yno/CdJR1OlO5Q== X-Received: by 2002:a92:bad9:: with SMTP id t86mr4991746ill.308.1599682981597; Wed, 09 Sep 2020 13:23:01 -0700 (PDT) Received: from xps15 ([64.188.179.251]) by smtp.gmail.com with ESMTPSA id f83sm2024294ilg.9.2020.09.09.13.22.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 09 Sep 2020 13:23:00 -0700 (PDT) Received: (nullmailer pid 3008103 invoked by uid 1000); Wed, 09 Sep 2020 20:22:51 -0000 Date: Wed, 9 Sep 2020 14:22:51 -0600 From: Rob Herring To: Arnaud Pouliquen Subject: Re: [PATCH 2/3] dt-bindings: remoteproc: stm32_rproc: update for firmware synchronization Message-ID: <20200909202251.GA2975092@bogus> References: <20200827072101.26588-1-arnaud.pouliquen@st.com> <20200827072101.26588-3-arnaud.pouliquen@st.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20200827072101.26588-3-arnaud.pouliquen@st.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200909_162305_790727_3387B6B9 X-CRM114-Status: GOOD ( 18.38 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Ohad Ben-Cohen , devicetree@vger.kernel.org, Alexandre Torgue , Mathieu Poirier , linux-remoteproc@vger.kernel.org, linux-kernel@vger.kernel.org, Fabien Dessenne , Bjorn Andersson , linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Thu, Aug 27, 2020 at 09:21:00AM +0200, Arnaud Pouliquen wrote: > Add new properties description used to attach to a pre-loaded > firmware according to the commit 9276536f455b3 > ("remoteproc: stm32: Parse syscon that will manage M4 synchronisation") > which updates the driver part. > > Signed-off-by: Arnaud Pouliquen > --- > .../bindings/remoteproc/st,stm32-rproc.yaml | 19 +++++++++++++++++++ > 1 file changed, 19 insertions(+) > > diff --git a/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml > index 4ffa25268fcc..e50957d86b1c 100644 > --- a/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml > +++ b/Documentation/devicetree/bindings/remoteproc/st,stm32-rproc.yaml > @@ -96,6 +96,25 @@ properties: > 3rd cell: register bitmask for the deep sleep bit > maxItems: 1 > > + st,syscfg-m4-state: > + $ref: "/schemas/types.yaml#/definitions/phandle-array" > + description: | > + Reference to the tamp register which exposes the Cortex-M4 state. > + 1st cell: phandle to syscon block > + 2nd cell: register offset containing the Cortex-M4 state > + 3rd cell: register bitmask for the Cortex-M4 state > + maxItems: 1 > + > + st,syscfg-rsc-tbl: > + $ref: "/schemas/types.yaml#/definitions/phandle-array" > + description: | > + Reference to the tamp register which references the Cortex-M4 > + resource table address. > + 1st cell: phandle to syscon block > + 2nd cell: register offset containing the resource table address > + 3rd cell: register bitmask for the resource table address > + maxItems: 1 Why can't these be implied? You can lookup the tamp syscon by compatible. Please add these to the example. > + > st,auto-boot: > $ref: /schemas/types.yaml#/definitions/flag > description: > -- > 2.17.1 > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel