From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.2 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4DD1AC43461 for ; Thu, 10 Sep 2020 16:56:24 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D529820719 for ; Thu, 10 Sep 2020 16:56:23 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="J4DW6OMS"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=ti.com header.i=@ti.com header.b="KrWajQG1" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D529820719 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=Dfaxv0dWx96J+gtrwSiwrLskKZBtEsfx2El0TpEwwpI=; b=J4DW6OMSucwp3Fi89/z7NRriV 2e/Uub6T7u0FdajVYF6X3IGN0Ui+49f2ngwyRRo1sgXgApQBDrPW01UsBx/dHIOcVv1HAjNqbjrK3 yMXsB2rWvxI6Aqsi8/tQCzJwDlglitXeCdKpjelsYFWJRLN9zC70phABqUck2CY3fgIcZceU/WBP5 fEvqg+tC3d+HNFebLM0Itjtk8r9lfATq5q3o2/mzjlQz8dOf/UHhBYJKDP1l+SwbHjF4xZgtgg6p6 tMLy9z4cxJh+q2JUsBKqhGlYQyLqk53RmG6Z87+vVV4jGXQGbG4iFrIh0GGO0nlMWyjb4HXyqCUMD sE+mRQVOA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kGPqX-0000Q9-2L; Thu, 10 Sep 2020 16:54:53 +0000 Received: from lelv0143.ext.ti.com ([198.47.23.248]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kGPqU-0000PP-2Z for linux-arm-kernel@lists.infradead.org; Thu, 10 Sep 2020 16:54:51 +0000 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 08AGslhU002476; Thu, 10 Sep 2020 11:54:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1599756887; bh=PCDQCefiYFtVjAIHUbpSBYOEbZyXMzCDqXj/pJFtRO4=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=KrWajQG1z8zJ5PjxiHFiOqxGL9pw2gIq8Fm+EE5BNA7pFOy2hPw0pIgBlvfvVpLj7 at5u/Ekgq9N27ltiOkcF1QhePZGqhZ0YoQR0gPbxHJA1aPQd7zNAUWGsj3p2RYLhCC 4v6IGKqjO3RXDEY4o0a4jabBQ96QeuqkrIhudSvU= Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 08AGslYj002984 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 10 Sep 2020 11:54:47 -0500 Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3; Thu, 10 Sep 2020 11:54:47 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1979.3 via Frontend Transport; Thu, 10 Sep 2020 11:54:47 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 08AGskW2109899; Thu, 10 Sep 2020 11:54:47 -0500 Date: Thu, 10 Sep 2020 11:54:46 -0500 From: Nishanth Menon To: Vignesh Raghavendra , Kishon Vijay Abraham Israel Vijayponraj Subject: Re: [PATCH v3 4/5] arm64: dts: ti: Add support for J7200 SoC Message-ID: <20200910165446.jedh67fngwkb4dts@akan> References: <20200908162252.17672-1-lokeshvutla@ti.com> <20200908162252.17672-5-lokeshvutla@ti.com> <887a786d-4d3d-8187-2e55-e1f714b081d1@ti.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <887a786d-4d3d-8187-2e55-e1f714b081d1@ti.com> User-Agent: NeoMutt/20171215 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200910_125450_570545_7EB60D4F X-CRM114-Status: GOOD ( 19.24 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Device Tree Mailing List , Grygorii Strashko , Lokesh Vutla , Sekhar Nori , Tero Kristo , Rob Herring , Linux ARM Mailing List Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 18:35-20200910, Vignesh Raghavendra wrote: > Hi, > > On 9/8/20 9:52 PM, Lokesh Vutla wrote: > > The J7200 SoC is a part of the K3 Multicore SoC architecture platform. > > It is targeted for automotive gateway, vehicle compute systems, > > Vehicle-to-Vehicle (V2V) and Vehicle-to-Everything (V2X) applications. > > The SoC aims to meet the complex processing needs of modern embedded > > products. > > > > Some highlights of this SoC are: > > * Dual Cortex-A72s in a single cluster, two clusters of lockstep > > capable dual Cortex-R5F MCUs and a Centralized Device Management and > > Security Controller (DMSC). > > * Configurable L3 Cache and IO-coherent architecture with high data > > throughput capable distributed DMA architecture under NAVSS. > > * Integrated Ethernet switch supporting up to a total of 4 external ports > > in addition to legacy Ethernet switch of up to 2 ports. > > * Upto 1 PCIe-GEN3 controller, 1 USB3.0 Dual-role device subsystems, > > 20 MCANs, 3 McASP, eMMC and SD, OSPI/HyperBus memory controller, I3C > > and I2C, eCAP/eQEP, eHRPWM among other peripherals. > > * One hardware accelerator block containing AES/DES/SHA/MD5 called SA2UL > > management. > > > > See J7200 Technical Reference Manual (SPRUIU1, June 2020) > > for further details: https://www.ti.com/lit/pdf/spruiu1 > > > > Reviewed-by: Grygorii Strashko > > Reviewed-by: Suman Anna > > Signed-off-by: Lokesh Vutla > [...] > > + cbass_main: bus@100000 { > > + compatible = "simple-bus"; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */ > > + <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>, /* GPIO */ > > + <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* timesync router */ > > + <0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>, /* Most peripherals */ > > + <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>, /* MAIN NAVSS */ > > + <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>, /* MSMC RAM */ Also: <0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>, /* PCIe1 DAT0 */ > > + <0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>, /* PCIe1 DAT */ Kishon: would it be nice to help DAT be DAT1 ? > > + > > + /* MCUSS_WKUP Range */ > > + <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, > > + <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, > > + <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, > > + <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, > > + <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, > > + <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, > > + <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, > > + <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, > > + <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, > > + <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, > > + <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>; > > + > > + cbass_mcu_wakeup: bus@28380000 { > > + compatible = "simple-bus"; > > + #address-cells = <2>; > > + #size-cells = <2>; > > + ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/ > > + <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, /* First peripheral window */ > > + <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */ > > + <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */ > > + <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */ > > + <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, /* MCU SRAM */ > > + <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP peripheral window */ > > + <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */ > > + <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */ > > + <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, /* OSPI register space */ > > + <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>; /* FSS OSPI0/1 data region 0 */ > > + }; > > + }; > > +}; > > + > > Could you pick up FSS region updates from [1] as Nishanth suggested? > > [1] > https://lore.kernel.org/linux-arm-kernel/20200807124407.12604-2-vigneshr@ti.com/ > > Regards > Vignesh -- Regards, Nishanth Menon Key (0xDDB5849D1736249D) / Fingerprint: F8A2 8693 54EB 8232 17A3 1A34 DDB5 849D 1736 249D _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel