From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id CF9ACC43461 for ; Mon, 14 Sep 2020 14:12:26 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 853C020672 for ; Mon, 14 Sep 2020 14:12:26 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="sM8/FNpH"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="O3LaUZYn" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 853C020672 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=8jihlnDuFQa/GIw6gZL/3tOv2v98WYyVGs1knW6L4k4=; b=sM8/FNpH2s26k6gWkc9oL9clC 8CkpY5cy6PA5pevlYgccOpGGvtmLZHearQZh/LPGTIkg2yHoukf3VM85cIAB+/EtzrEN3Mje2dFaV eOncqWPTwVb6GlqyJb6/76vUoMaoYvWMFNVSUR7Gz4gjzt/xfaO9NA+q4YpRATq59sldG1jA3j5fa +REZxll8tuDCq0TlwYDWcKI7GWvun9rfaL/Rm0Ui/6DILfpyGGVuh1Yj2GHVRkxQ6GTEC5rNPtmR2 Nm8RORmpgfhH1Vik+hVF5XjdOKHkG4ovBhpM29qaVPdNcFvWsyifA9uIGTDdUvhBGc2i+6oOMLraC 0+gQ0SY9w==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kHpCB-0005ji-VE; Mon, 14 Sep 2020 14:11:04 +0000 Received: from esa2.microchip.iphmx.com ([68.232.149.84]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kHpBk-0005ZO-Fe for linux-arm-kernel@lists.infradead.org; Mon, 14 Sep 2020 14:10:40 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1600092636; x=1631628636; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=GDtWNy+1+8dO3cpS3XKMQB+I0oBFyD9met/Amvo/jek=; b=O3LaUZYn3Ikjafa4j0fmyvIo8CGW6tB1EQgaAzVU4sNGSknLfRCxM8K1 eqzl66Pxzb+OJ+2edbBt/RHA8Y87b80InFKveFjj5/MD5RU9UDuhGIbRV 6SIoKesITFBpMtbY7PsLCoA6pbwUzbkA7nJ8AZjyX5vj5GMQIyIRkEPkF b4W6dBU36AtwD2/8Q0e0xA1xYlpjd9Y67YrkTt/NIVVsHXNdFfyVifJ5c obQfqgbe1vL/ozDTPC0PRBtXos0LkAwHkDGb1Yu52tzLW5UkGlgSRb+sA 2Ph+NYBIK0+oD44DwPQfXezCbepoImB8iPJFkRIDpyjMnP04KRK1GhnEd A==; IronPort-SDR: /7xip98nvSlOkhfbD+4LyobSyZjGN7uGnpeahPrDwiaUNX0ZUnzqlvQHsoI/ASFDsPFIrJLtkt gjkiTvVrCmAQiuGrHyMR4DwPHYkuywQ7aIvnVx38IWCCM7rcf5CTPeLhfFwstTLSRvCmQ9sKwE msdeQ10obqzBmCUp25zB+NYpIGHNEhPaL+mvvlvGVuBdnFND8oWppk77OEB7rKDbjQPPm56Weu YFH2YOt5UWkJri+/egPpVLFRAZFP+FdHjIR7wSH0hywg6TrKqCCO7r7cJXx6UNn/xenwXy0lc7 fQ8= X-IronPort-AV: E=Sophos;i="5.76,426,1592895600"; d="scan'208";a="88993972" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Sep 2020 07:10:35 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Mon, 14 Sep 2020 07:10:32 -0700 Received: from ROB-ULT-M18282.microchip.com (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Mon, 14 Sep 2020 07:10:28 -0700 From: Eugen Hristev To: , , , Subject: [PATCH 7/7] dmaengine: at_xdmac: add AXI priority support and recommended settings Date: Mon, 14 Sep 2020 17:09:56 +0300 Message-ID: <20200914140956.221432-8-eugen.hristev@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200914140956.221432-1-eugen.hristev@microchip.com> References: <20200914140956.221432-1-eugen.hristev@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200914_101036_720407_8FFB644D X-CRM114-Status: GOOD ( 15.18 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, dmaengine@vger.kernel.org, Eugen Hristev , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The sama7g5 version of the XDMAC supports priority configuration and outstanding capabilities. Add defines for the specific registers for this configuration, together with recommended settings. However the settings are very different if the XDMAC is a mem2mem or a per2mem controller. Thus, we need to differentiate according to device tree property. Signed-off-by: Eugen Hristev --- drivers/dma/at_xdmac.c | 25 +++++++++++++++++++++++++ drivers/dma/at_xdmac_regs.h | 16 ++++++++++++++++ 2 files changed, 41 insertions(+) diff --git a/drivers/dma/at_xdmac.c b/drivers/dma/at_xdmac.c index 874484a4e79f..8ea5558e127d 100644 --- a/drivers/dma/at_xdmac.c +++ b/drivers/dma/at_xdmac.c @@ -57,6 +57,8 @@ struct at_xdmac_layout { u8 chan_cc_reg_base; /* Source/Destination Interface must be specified or not */ bool sdif; + /* AXI queue priority configuration supported */ + bool axi_config; }; /* ----- Channels ----- */ @@ -135,6 +137,7 @@ static struct at_xdmac_layout at_xdmac_sama5d4_layout = { .gswf = 0x40, .chan_cc_reg_base = 0x50, .sdif = true, + .axi_config = false, }; static struct at_xdmac_layout at_xdmac_sama7g5_layout = { @@ -147,6 +150,7 @@ static struct at_xdmac_layout at_xdmac_sama7g5_layout = { .gswf = 0x50, .chan_cc_reg_base = 0x60, .sdif = false, + .axi_config = true, }; static inline void __iomem *at_xdmac_chan_reg_base(struct at_xdmac *atxdmac, unsigned int chan_nb) @@ -1863,6 +1867,25 @@ static int atmel_xdmac_resume(struct device *dev) } #endif /* CONFIG_PM_SLEEP */ +static void at_xdmac_axi_config(struct platform_device *pdev) +{ + struct at_xdmac *atxdmac = (struct at_xdmac *)platform_get_drvdata(pdev); + bool dev_m2m; + + if (!atxdmac->layout->axi_config) + return; /* Not supported */ + + dev_m2m = of_property_read_bool(pdev->dev.of_node, "microchip,m2m"); + + if (dev_m2m) { + at_xdmac_write(atxdmac, AT_XDMAC_GCFG, AT_XDMAC_GCFG_M2M); + at_xdmac_write(atxdmac, AT_XDMAC_GWAC, AT_XDMAC_GWAC_M2M); + } else { + at_xdmac_write(atxdmac, AT_XDMAC_GCFG, AT_XDMAC_GCFG_P2M); + at_xdmac_write(atxdmac, AT_XDMAC_GWAC, AT_XDMAC_GWAC_P2M); + } +} + static int at_xdmac_probe(struct platform_device *pdev) { struct at_xdmac *atxdmac; @@ -2008,6 +2031,8 @@ static int at_xdmac_probe(struct platform_device *pdev) dev_info(&pdev->dev, "%d channels, mapped at 0x%p\n", nr_channels, atxdmac->regs); + at_xdmac_axi_config(pdev); + return 0; err_dma_unregister: diff --git a/drivers/dma/at_xdmac_regs.h b/drivers/dma/at_xdmac_regs.h index 7b4b4e24de70..e5a58f6194aa 100644 --- a/drivers/dma/at_xdmac_regs.h +++ b/drivers/dma/at_xdmac_regs.h @@ -14,7 +14,23 @@ #define AT_XDMAC_FIFO_SZ(i) (((i) >> 5) & 0x7FF) /* Number of Bytes */ #define AT_XDMAC_NB_REQ(i) ((((i) >> 16) & 0x3F) + 1) /* Number of Peripheral Requests Minus One */ #define AT_XDMAC_GCFG 0x04 /* Global Configuration Register */ +#define AT_XDMAC_WRHP(i) (((i) & 0xF) << 4) +#define AT_XDMAC_WRMP(i) (((i) & 0xF) << 8) +#define AT_XDMAC_WRLP(i) (((i) & 0xF) << 12) +#define AT_XDMAC_RDHP(i) (((i) & 0xF) << 16) +#define AT_XDMAC_RDMP(i) (((i) & 0xF) << 20) +#define AT_XDMAC_RDLP(i) (((i) & 0xF) << 24) +#define AT_XDMAC_RDSG(i) (((i) & 0xF) << 28) +#define AT_XDMAC_GCFG_M2M (AT_XDMAC_RDLP(0xF) | AT_XDMAC_WRLP(0xF)) +#define AT_XDMAC_GCFG_P2M (AT_XDMAC_RDSG(0x1) | AT_XDMAC_RDHP(0x3) | \ + AT_XDMAC_WRHP(0x5)) #define AT_XDMAC_GWAC 0x08 /* Global Weighted Arbiter Configuration Register */ +#define AT_XDMAC_PW0(i) (((i) & 0xF) << 0) +#define AT_XDMAC_PW1(i) (((i) & 0xF) << 4) +#define AT_XDMAC_PW2(i) (((i) & 0xF) << 8) +#define AT_XDMAC_PW3(i) (((i) & 0xF) << 12) +#define AT_XDMAC_GWAC_M2M 0 +#define AT_XDMAC_GWAC_P2M (AT_XDMAC_PW0(0xF) | AT_XDMAC_PW2(0xF)) #define AT_XDMAC_GIE 0x0C /* Global Interrupt Enable Register */ #define AT_XDMAC_GID 0x10 /* Global Interrupt Disable Register */ #define AT_XDMAC_GIM 0x14 /* Global Interrupt Mask Register */ -- 2.25.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel