From: Nishanth Menon <nm@ti.com>
To: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Tero Kristo <t-kristo@ti.com>,
devicetree@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 0/2] Add DT to get PCIe working in J721E SoC
Date: Mon, 14 Sep 2020 11:10:16 -0500 [thread overview]
Message-ID: <20200914161016.bil575y3ig5oz5dn@akan> (raw)
In-Reply-To: <20200914152115.1788-1-kishon@ti.com>
On 20:51-20200914, Kishon Vijay Abraham I wrote:
> Now that J721E PCIe support is merged (including the YAML bindings),
> add PCIe device tree nodes to get PCIe working in J721E SoC both in
> RC mode and EP mode.
>
> Series has been rebased to:
> git://git.kernel.org/pub/scm/linux/kernel/git/nmenon/linux ti-k3-dts-next
>
> Changes from v1:
> 1) Renamed all syscon dt-nodes to "syscon" instead of pcieX-ctrl.
> 2) Add TI specific compatible for "syscon" DT nodes
> 3) Add information about appending "ranges" property to access all PCIe
> instances in commit log.
>
> Kishon Vijay Abraham I (2):
> arm64: dts: ti: k3-j721e-main: Add PCIe device tree nodes
> arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe
> instances
>
> .../dts/ti/k3-j721e-common-proc-board.dts | 80 ++++++
> arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 232 +++++++++++++++++-
> arch/arm64/boot/dts/ti/k3-j721e.dtsi | 5 +-
> 3 files changed, 315 insertions(+), 2 deletions(-)
>
> --
> 2.17.1
>
Thanks, yeah - the series is clean. If no one adds a tag in the next
couple of days or so, I can pick it up.
--
Regards,
Nishanth Menon
Key (0xDDB5849D1736249D) / Fingerprint: F8A2 8693 54EB 8232 17A3 1A34 DDB5 849D 1736 249D
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-09-14 16:11 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-09-14 15:21 [PATCH v2 0/2] Add DT to get PCIe working in J721E SoC Kishon Vijay Abraham I
2020-09-14 15:21 ` [PATCH v2 1/2] arm64: dts: ti: k3-j721e-main: Add PCIe device tree nodes Kishon Vijay Abraham I
2020-09-14 15:21 ` [PATCH v2 2/2] arm64: dts: ti: k3-j721e-common-proc-board: Configure the PCIe instances Kishon Vijay Abraham I
2020-09-14 16:10 ` Nishanth Menon [this message]
2020-09-15 12:40 ` [PATCH v2 0/2] Add DT to get PCIe working in J721E SoC Kishon Vijay Abraham I
2020-09-16 12:35 ` Nishanth Menon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200914161016.bil575y3ig5oz5dn@akan \
--to=nm@ti.com \
--cc=devicetree@vger.kernel.org \
--cc=kishon@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=t-kristo@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox