From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-14.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 23A38C433B4 for ; Thu, 6 May 2021 21:07:26 +0000 (UTC) Received: from desiato.infradead.org (desiato.infradead.org [90.155.92.199]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 8E45A61078 for ; Thu, 6 May 2021 21:07:25 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 8E45A61078 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=desiato.20200630; h=Sender:Content-Transfer-Encoding :Content-Type:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References:Message-ID: Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=aK67QvF1wo12wqbJwbFEILAT7xHGv43vqiekywZDG64=; b=BasninkjBaj3sbAkvaafIEmzg XedxmX7/CkmrC0rk4Sx6lgTTTw8MBi3UipcMTLP/K/8kmDBcb3KkoLUcYYl62oRV6RIVyXrFmoTOI 5kfYTwAcs9zJW5oUvj3tYoRk9ddpO+0e8eSSlFqh5oBBQVX5fyVUqBjZ+50J0Zz1kiIBTB+FxQ+I1 ryUl7vixkp9FYsiOrwwdJRcuEQ4/v4xbhHojxhfcd1C/mY97Wm37lOUaKV8peB/wR7RgWeJdK8d9h jCJXC46uPBT2sNmpV/ji2hOlEgELzFbhueleTfNC8pq3KIjcOvaRAQrQWtbN85Se7+FWCp7Ek4W7v XT6QOMIrg==; Received: from localhost ([::1] helo=desiato.infradead.org) by desiato.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1lelBg-005KY5-Iw; Thu, 06 May 2021 21:05:36 +0000 Received: from bombadil.infradead.org ([2607:7c80:54:e::133]) by desiato.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lelBc-005KXq-KP for linux-arm-kernel@desiato.infradead.org; Thu, 06 May 2021 21:05:33 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=bombadil.20210309; h=In-Reply-To:Content-Type:MIME-Version :References:Message-ID:Subject:Cc:To:From:Date:Sender:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description; bh=bKeryIHrEzJrWyO+r99fo0J5qhxhhnLfQ516dxutmXs=; b=jK+UBGnMIuWEWuwJONL+tfPKoZ rJl9/qra0VPQPDjpBfgpSh15pZ6HA1aV/GNVE8M4ANbAypY+HXVrzqTphxSshjiXY4ORISFxBzI4l K1wt2pkQrGtuCkUpgtPO5D0OqbGPEEL5WndMiYH1B9soo5JffdvdU3Q5Tio/CkirE10to/STr8Hvk 2W++26TydH7atNypkodFPAVOY9gGc2Mf0123q4aOj5LrZrfwzfKHJelzfsVYQ/sN7cfq6hhW7kzqn WGZup1xw5+hInZmHKs0BpbLQYs23pBnLZDD1VM/j9Kmk7auORN8McL9EhCwyToaghu3mOZZwVPng+ PiDYgL3g==; Received: from mail-ot1-f41.google.com ([209.85.210.41]) by bombadil.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1lelBZ-006OJ8-Li for linux-arm-kernel@lists.infradead.org; Thu, 06 May 2021 21:05:31 +0000 Received: by mail-ot1-f41.google.com with SMTP id b5-20020a9d5d050000b02902a5883b0f4bso6155043oti.2 for ; Thu, 06 May 2021 14:05:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=bKeryIHrEzJrWyO+r99fo0J5qhxhhnLfQ516dxutmXs=; b=QG+eniGcxFoEIkQ1uegpwaWa5RRAnyt9i4rVtoqdDv7IMiXngpydqcV/0kZLJMg84L OGt5XFdCx7+gBurv7V+SYa9UzaYllfHzH1yW+3MdGmU59KSENIGaVj/CMGUkPD7SbLFr uysudIBwikC+C+mMTZYk7xfvRzEUoGqXpPXsi1mC56U3uTR+lRiqvN5J8+d2JqlgbP3W gCn29fswhCfCezD/mDCwMdu2zl+vrKqgsoTRRfNFMCBIDy9rGc6DVA9C+ZY+syz4Yb/A ITn+0rCZ+L7jUQyhDxYK/RAZG1Rwwx51BYScdzFNXNumn+8/tmIgYNScKDf0AZ0NK06U OJRQ== X-Gm-Message-State: AOAM533oUXChlYydDjtM4k0ZE51MpnCWIbN/gk75SLgMtGT9UHBFZv6G X3C7BP2LSCtA6mrIOjkAYWS6yPENug== X-Google-Smtp-Source: ABdhPJxS+hi8/dkxulvYqF7PxTofXU6XPdnpBsVIPNchAm9VdqcSjuluRoBpfJrPza7tru4o2I7o2A== X-Received: by 2002:a9d:2de3:: with SMTP id g90mr5284461otb.274.1620335128276; Thu, 06 May 2021 14:05:28 -0700 (PDT) Received: from robh.at.kernel.org (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id a14sm789863otl.52.2021.05.06.14.05.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 May 2021 14:05:27 -0700 (PDT) Received: (nullmailer pid 799624 invoked by uid 1000); Thu, 06 May 2021 21:05:27 -0000 Date: Thu, 6 May 2021 16:05:27 -0500 From: Rob Herring To: Sean Anderson Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, michal.simek@xilinx.com, Alvaro Gamez Subject: Re: [PATCH v2 1/2] dt-bindings: pwm: Add Xilinx AXI Timer Message-ID: <20210506210527.GA789155@robh.at.kernel.org> References: <20210504184925.3399934-1-sean.anderson@seco.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210504184925.3399934-1-sean.anderson@seco.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210506_140529_733953_087FF4D9 X-CRM114-Status: GOOD ( 22.50 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Tue, May 04, 2021 at 02:49:24PM -0400, Sean Anderson wrote: > This adds a binding for the Xilinx LogiCORE IP AXI Timer. This device is > a "soft" block, so it has many parameters which would not be > configurable in most hardware. This binding is usually automatically > generated by Xilinx's tools, so the names and values of properties > must be kept as they are. > > Signed-off-by: Sean Anderson > --- > > Changes in v2: > - Use 32-bit addresses for example binding > > .../bindings/pwm/xlnx,axi-timer.yaml | 91 +++++++++++++++++++ > 1 file changed, 91 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pwm/xlnx,axi-timer.yaml > > diff --git a/Documentation/devicetree/bindings/pwm/xlnx,axi-timer.yaml b/Documentation/devicetree/bindings/pwm/xlnx,axi-timer.yaml > new file mode 100644 > index 000000000000..bd014134c322 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pwm/xlnx,axi-timer.yaml > @@ -0,0 +1,91 @@ > +# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/pwm/xlnx,axi-timer.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Xilinx LogiCORE IP AXI Timer Device Tree Binding > + > +maintainers: > + - Sean Anderson > + > +properties: > + compatible: > + items: > + - const: xlnx,axi-timer-2.0 > + - const: xlnx,xps-timer-1.00.a > + > + clocks: > + maxItems: 1 > + > + clock-names: > + const: s_axi_aclk > + > + reg: > + maxItems: 1 > + > + xlnx,count-width: > + $ref: /schemas/types.yaml#/definitions/uint32 > + minimum: 8 > + maximum: 32 > + description: > + The width of the counters, in bits. > + > + xlnx,gen0-assert: > + $ref: /schemas/types.yaml#/definitions/uint32 > + enum: [ 0, 1 ] > + description: > + The polarity of the generateout0 signal. 0 for active-low, 1 for active-high. > + > + xlnx,gen1-assert: > + $ref: /schemas/types.yaml#/definitions/uint32 > + enum: [ 0, 1 ] > + description: > + The polarity of the generateout1 signal. 0 for active-low, 1 for active-high. > + > + xlnx,one-timer-only: > + $ref: /schemas/types.yaml#/definitions/uint32 > + enum: [ 0, 1 ] > + description: > + Whether only one timer is present in this block. > + > + xlnx,trig0-assert: > + $ref: /schemas/types.yaml#/definitions/uint32 > + enum: [ 0, 1 ] > + description: > + The polarity of the capturetrig0 signal. 0 for active-low, 1 for active-high. > + > + xlnx,trig1-assert: > + $ref: /schemas/types.yaml#/definitions/uint32 > + enum: [ 0, 1 ] > + description: > + The polarity of the capturetrig1 signal. 0 for active-low, 1 for active-high. Can't all these be boolean? > + > +required: > + - compatible > + - clocks > + - reg > + - xlnx,count-width > + - xlnx,gen0-assert > + - xlnx,gen1-assert > + - xlnx,one-timer-only > + - xlnx,trig0-assert > + - xlnx,trig1-assert > + > +additionalProperties: true > + > +examples: > + - | > + axi_timer_0: timer@800e0000 { > + clock-frequency = <99999001>; > + clock-names = "s_axi_aclk"; > + clocks = <&zynqmp_clk 71>; > + compatible = "xlnx,axi-timer-2.0", "xlnx,xps-timer-1.00.a"; > + reg = <0x800e0000 0x10000>; > + xlnx,count-width = <0x20>; > + xlnx,gen0-assert = <0x1>; > + xlnx,gen1-assert = <0x1>; > + xlnx,one-timer-only = <0x0>; > + xlnx,trig0-assert = <0x1>; > + xlnx,trig1-assert = <0x1>; > + }; > -- > 2.25.1 > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel