linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: Mark Brown <broonie@kernel.org>
To: Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>, Marc Zyngier <maz@kernel.org>,
	Shuah Khan <skhan@linuxfoundation.org>,
	Shuah Khan <shuah@kernel.org>
Cc: Alan Hayward <alan.hayward@arm.com>,
	Luis Machado <luis.machado@arm.com>,
	Salil Akerkar <Salil.Akerkar@arm.com>,
	Basant Kumar Dwivedi <Basant.KumarDwivedi@arm.com>,
	Szabolcs Nagy <szabolcs.nagy@arm.com>,
	James Morse <james.morse@arm.com>,
	Alexandru Elisei <alexandru.elisei@arm.com>,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	linux-arm-kernel@lists.infradead.org,
	linux-kselftest@vger.kernel.org, kvmarm@lists.cs.columbia.edu,
	Mark Brown <broonie@kernel.org>
Subject: [PATCH v9 40/40] squqsh traps
Date: Wed, 26 Jan 2022 15:11:20 +0000	[thread overview]
Message-ID: <20220126151120.3811248-41-broonie@kernel.org> (raw)
In-Reply-To: <20220126151120.3811248-1-broonie@kernel.org>

---
 arch/arm64/kvm/fpsimd.c          | 22 ++++++++++------------
 arch/arm64/kvm/hyp/nvhe/switch.c | 20 ++++++++++----------
 arch/arm64/kvm/hyp/vhe/switch.c  |  4 ++--
 3 files changed, 22 insertions(+), 24 deletions(-)

diff --git a/arch/arm64/kvm/fpsimd.c b/arch/arm64/kvm/fpsimd.c
index cecaddb644ce..1c585553d74f 100644
--- a/arch/arm64/kvm/fpsimd.c
+++ b/arch/arm64/kvm/fpsimd.c
@@ -153,18 +153,16 @@ void kvm_arch_vcpu_put_fp(struct kvm_vcpu *vcpu)
 	 * If we have VHE then the Hyp code will reset CPACR_EL1 to
 	 * CPACR_EL1_DEFAULT and we need to reenable SME.
 	 */
-	if (has_vhe()) {
-		if (system_supports_sme()) {
-			/* Also restore EL0 state seen on entry */
-			if (vcpu->arch.flags & KVM_ARM64_HOST_SME_ENABLED)
-				sysreg_clear_set(CPACR_EL1, 0,
-						 CPACR_EL1_SMEN_EL0EN |
-						 CPACR_EL1_SMEN_EL1EN);
-			else
-				sysreg_clear_set(CPACR_EL1,
-						 CPACR_EL1_SMEN_EL0EN,
-						 CPACR_EL1_SMEN_EL1EN);
-		}
+	if (has_vhe() && system_supports_sme()) {
+		/* Also restore EL0 state seen on entry */
+		if (vcpu->arch.flags & KVM_ARM64_HOST_SME_ENABLED)
+			sysreg_clear_set(CPACR_EL1, 0,
+					 CPACR_EL1_SMEN_EL0EN |
+					 CPACR_EL1_SMEN_EL1EN);
+		else
+			sysreg_clear_set(CPACR_EL1,
+					 CPACR_EL1_SMEN_EL0EN,
+					 CPACR_EL1_SMEN_EL1EN);
 	}
 
 	if (vcpu->arch.flags & KVM_ARM64_FP_ENABLED) {
diff --git a/arch/arm64/kvm/hyp/nvhe/switch.c b/arch/arm64/kvm/hyp/nvhe/switch.c
index 184bf6bd79b9..caace61ea459 100644
--- a/arch/arm64/kvm/hyp/nvhe/switch.c
+++ b/arch/arm64/kvm/hyp/nvhe/switch.c
@@ -47,21 +47,20 @@ static void __activate_traps(struct kvm_vcpu *vcpu)
 		val |= CPTR_EL2_TFP | CPTR_EL2_TZ;
 		__activate_traps_fpsimd32(vcpu);
 	}
-	if (IS_ENABLED(CONFIG_ARM64_SME) && cpus_have_final_cap(ARM64_SME))
+	if (cpus_have_final_cap(ARM64_SME))
 		val |= CPTR_EL2_TSM;
 
 	write_sysreg(val, cptr_el2);
 	write_sysreg(__this_cpu_read(kvm_hyp_vector), vbar_el2);
 
-	if (IS_ENABLED(CONFIG_ARM64_SME) && cpus_have_final_cap(ARM64_SME) &&
-	    cpus_have_final_cap(ARM64_HAS_FGT)) {
+	if (cpus_have_final_cap(ARM64_SME)) {
 		val = read_sysreg_s(SYS_HFGRTR_EL2);
-		val &= ~(HFGxTR_EL2_nTPIDR_EL0_MASK |
+		val &= ~(HFGxTR_EL2_nTPIDR2_EL0_MASK |
 			 HFGxTR_EL2_nSMPRI_EL1_MASK);
 		write_sysreg_s(val, SYS_HFGRTR_EL2);
 
 		val = read_sysreg_s(SYS_HFGWTR_EL2);
-		val &= ~(HFGxTR_EL2_nTPIDR_EL0_MASK |
+		val &= ~(HFGxTR_EL2_nTPIDR2_EL0_MASK |
 			 HFGxTR_EL2_nSMPRI_EL1_MASK);
 		write_sysreg_s(val, SYS_HFGWTR_EL2);
 	}
@@ -109,23 +108,24 @@ static void __deactivate_traps(struct kvm_vcpu *vcpu)
 
 	write_sysreg(this_cpu_ptr(&kvm_init_params)->hcr_el2, hcr_el2);
 
-	if (IS_ENABLED(CONFIG_ARM64_SME) && cpus_have_final_cap(ARM64_SME) &&
-	    cpus_have_final_cap(ARM64_HAS_FGT)) {
+	if (cpus_have_final_cap(ARM64_SME)) {
 		u64 val;
 
 		val = read_sysreg_s(SYS_HFGRTR_EL2);
-		val |= HFGxTR_EL2_nTPIDR_EL0_MASK | HFGxTR_EL2_nSMPRI_EL1_MASK;
+		val |= HFGxTR_EL2_nTPIDR2_EL0_MASK |
+			HFGxTR_EL2_nSMPRI_EL1_MASK;
 		write_sysreg_s(val, SYS_HFGRTR_EL2);
 
 		val = read_sysreg_s(SYS_HFGWTR_EL2);
-		val |= HFGxTR_EL2_nTPIDR_EL0_MASK | HFGxTR_EL2_nSMPRI_EL1_MASK;
+		val |= HFGxTR_EL2_nTPIDR2_EL0_MASK |
+			HFGxTR_EL2_nSMPRI_EL1_MASK;
 		write_sysreg_s(val, SYS_HFGWTR_EL2);
 	}
 
 	cptr = CPTR_EL2_DEFAULT;
 	if (vcpu_has_sve(vcpu) && (vcpu->arch.flags & KVM_ARM64_FP_ENABLED))
 		cptr |= CPTR_EL2_TZ;
-	if (IS_ENABLED(CONFIG_ARM64_SME) && cpus_have_final_cap(ARM64_SME))
+	if (cpus_have_final_cap(ARM64_SME))
 		cptr &= ~CPTR_EL2_TSM;
 
 	write_sysreg(cptr, cptr_el2);
diff --git a/arch/arm64/kvm/hyp/vhe/switch.c b/arch/arm64/kvm/hyp/vhe/switch.c
index 21217485514d..a4d2fb5c9710 100644
--- a/arch/arm64/kvm/hyp/vhe/switch.c
+++ b/arch/arm64/kvm/hyp/vhe/switch.c
@@ -60,7 +60,7 @@ static void __activate_traps(struct kvm_vcpu *vcpu)
 		__activate_traps_fpsimd32(vcpu);
 	}
 
-	if (IS_ENABLED(CONFIG_ARM64_SME) && cpus_have_final_cap(ARM64_SME))
+	if (cpus_have_final_cap(ARM64_SME))
 		write_sysreg(read_sysreg(sctlr_el2) & ~SCTLR_ELx_ENTP2,
 			     sctlr_el2);
 
@@ -85,7 +85,7 @@ static void __deactivate_traps(struct kvm_vcpu *vcpu)
 	 */
 	asm(ALTERNATIVE("nop", "isb", ARM64_WORKAROUND_SPECULATIVE_AT));
 
-	if (IS_ENABLED(CONFIG_ARM64_SME) && cpus_have_final_cap(ARM64_SME))
+	if (cpus_have_final_cap(ARM64_SME))
 		write_sysreg(read_sysreg(sctlr_el2) | SCTLR_ELx_ENTP2,
 			     sctlr_el2);
 
-- 
2.30.2


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2022-01-26 16:04 UTC|newest]

Thread overview: 42+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-01-26 15:10 [PATCH v9 00/40] arm64/sme: Initial support for the Scalable Matrix Extension Mark Brown
2022-01-26 15:10 ` [PATCH v9 01/40] arm64: Define CPACR_EL1_FPEN similarly to other floating point controls Mark Brown
2022-01-26 15:10 ` [PATCH v9 02/40] arm64: Always use individual bits in CPACR floating point enables Mark Brown
2022-01-26 15:10 ` [PATCH v9 03/40] arm64: cpufeature: Always specify and use a field width for capabilities Mark Brown
2022-01-26 15:10 ` [PATCH v9 04/40] kselftest/arm64: Remove local ARRAY_SIZE() definitions Mark Brown
2022-01-26 15:10 ` [PATCH v9 05/40] arm64/sme: Provide ABI documentation for SME Mark Brown
2022-01-26 15:10 ` [PATCH v9 06/40] arm64/sme: System register and exception syndrome definitions Mark Brown
2022-01-26 15:10 ` [PATCH v9 07/40] arm64/sme: Manually encode SME instructions Mark Brown
2022-01-26 15:10 ` [PATCH v9 08/40] arm64/sme: Early CPU setup for SME Mark Brown
2022-01-26 15:10 ` [PATCH v9 09/40] arm64/sme: Basic enumeration support Mark Brown
2022-01-26 15:10 ` [PATCH v9 10/40] arm64/sme: Identify supported SME vector lengths at boot Mark Brown
2022-01-26 15:10 ` [PATCH v9 11/40] arm64/sme: Implement sysctl to set the default vector length Mark Brown
2022-01-26 15:10 ` [PATCH v9 12/40] arm64/sme: Implement vector length configuration prctl()s Mark Brown
2022-01-26 15:10 ` [PATCH v9 13/40] arm64/sme: Implement support for TPIDR2 Mark Brown
2022-01-26 15:10 ` [PATCH v9 14/40] arm64/sme: Implement SVCR context switching Mark Brown
2022-01-26 15:10 ` [PATCH v9 15/40] arm64/sme: Implement streaming SVE " Mark Brown
2022-01-26 15:10 ` [PATCH v9 16/40] arm64/sme: Implement ZA " Mark Brown
2022-01-26 15:10 ` [PATCH v9 17/40] arm64/sme: Implement traps and syscall handling for SME Mark Brown
2022-01-26 15:10 ` [PATCH v9 18/40] arm64/sme: Disable ZA and streaming mode when handling signals Mark Brown
2022-01-26 15:10 ` [PATCH v9 19/40] arm64/sme: Implement streaming SVE signal handling Mark Brown
2022-01-26 15:11 ` [PATCH v9 20/40] arm64/sme: Implement ZA " Mark Brown
2022-01-26 15:11 ` [PATCH v9 21/40] arm64/sme: Implement ptrace support for streaming mode SVE registers Mark Brown
2022-01-26 15:11 ` [PATCH v9 22/40] arm64/sme: Add ptrace support for ZA Mark Brown
2022-01-26 15:11 ` [PATCH v9 23/40] arm64/sme: Disable streaming mode and ZA when flushing CPU state Mark Brown
2022-01-26 15:11 ` [PATCH v9 24/40] arm64/sme: Save and restore streaming mode over EFI runtime calls Mark Brown
2022-01-26 15:11 ` [PATCH v9 25/40] KVM: arm64: Hide SME system registers from guests Mark Brown
2022-01-26 15:11 ` [PATCH v9 26/40] KVM: arm64: Trap SME usage in guest Mark Brown
2022-01-26 15:11 ` [PATCH v9 27/40] KVM: arm64: Handle SME host state when running guests Mark Brown
2022-01-26 15:11 ` [PATCH v9 28/40] arm64/sme: Provide Kconfig for SME Mark Brown
2022-01-26 15:11 ` [PATCH v9 29/40] kselftest/arm64: sme: Add streaming SME support to vlset Mark Brown
2022-01-26 15:11 ` [PATCH v9 30/40] kselftest/arm64: Add tests for TPIDR2 Mark Brown
2022-01-26 15:11 ` [PATCH v9 31/40] kselftest/arm64: Extend vector configuration API tests to cover SME Mark Brown
2022-01-26 15:11 ` [PATCH v9 32/40] kselftest/arm64: sme: Provide streaming mode SVE stress test Mark Brown
2022-01-26 15:11 ` [PATCH v9 33/40] kselftest/arm64: signal: Allow tests to be incompatible with features Mark Brown
2022-01-26 15:11 ` [PATCH v9 34/40] kselftest/arm64: signal: Handle ZA signal context in core code Mark Brown
2022-01-26 15:11 ` [PATCH v9 35/40] kselftest/arm64: Add stress test for SME ZA context switching Mark Brown
2022-01-26 15:11 ` [PATCH v9 36/40] kselftest/arm64: signal: Add SME signal handling tests Mark Brown
2022-01-26 15:11 ` [PATCH v9 37/40] kselftest/arm64: Add streaming SVE to SVE ptrace tests Mark Brown
2022-01-26 15:11 ` [PATCH v9 38/40] kselftest/arm64: Add coverage for the ZA ptrace interface Mark Brown
2022-01-26 15:11 ` [PATCH v9 39/40] kselftest/arm64: Add SME support to syscall ABI test Mark Brown
2022-01-26 15:11 ` Mark Brown [this message]
2022-01-26 15:24   ` [PATCH v9 40/40] squqsh traps Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220126151120.3811248-41-broonie@kernel.org \
    --to=broonie@kernel.org \
    --cc=Basant.KumarDwivedi@arm.com \
    --cc=Salil.Akerkar@arm.com \
    --cc=alan.hayward@arm.com \
    --cc=alexandru.elisei@arm.com \
    --cc=catalin.marinas@arm.com \
    --cc=james.morse@arm.com \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kselftest@vger.kernel.org \
    --cc=luis.machado@arm.com \
    --cc=maz@kernel.org \
    --cc=shuah@kernel.org \
    --cc=skhan@linuxfoundation.org \
    --cc=suzuki.poulose@arm.com \
    --cc=szabolcs.nagy@arm.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).